FI73857C - Krets foer adressering av en registeruppsaettning i en foermedlingsstation. - Google Patents

Krets foer adressering av en registeruppsaettning i en foermedlingsstation. Download PDF

Info

Publication number
FI73857C
FI73857C FI813769A FI813769A FI73857C FI 73857 C FI73857 C FI 73857C FI 813769 A FI813769 A FI 813769A FI 813769 A FI813769 A FI 813769A FI 73857 C FI73857 C FI 73857C
Authority
FI
Finland
Prior art keywords
register
address
signal
input
memory
Prior art date
Application number
FI813769A
Other languages
English (en)
Finnish (fi)
Swedish (sv)
Other versions
FI813769L (fi
FI73857B (fi
Inventor
Pierre Boulard
Jean-Yves Cozic
Georges Fiche
Original Assignee
Cit Alcatel
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cit Alcatel filed Critical Cit Alcatel
Publication of FI813769L publication Critical patent/FI813769L/fi
Application granted granted Critical
Publication of FI73857B publication Critical patent/FI73857B/fi
Publication of FI73857C publication Critical patent/FI73857C/fi

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q11/00—Selecting arrangements for multiplex systems
    • H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
    • H04Q11/0407—Selecting arrangements for multiplex systems for time-division multiplexing using a stored program control

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Complex Calculations (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Exchange Systems With Centralized Control (AREA)
  • Selective Calling Equipment (AREA)
  • Bus Control (AREA)
  • Measurement Of Unknown Time Intervals (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
  • Executing Machine-Instructions (AREA)
FI813769A 1980-11-26 1981-11-25 Krets foer adressering av en registeruppsaettning i en foermedlingsstation. FI73857C (fi)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR8025058 1980-11-26
FR8025058A FR2494949B1 (fr) 1980-11-26 1980-11-26 Dispositif d'adressage d'un ensemble d'enregistreurs d'un central de commutation

Publications (3)

Publication Number Publication Date
FI813769L FI813769L (fi) 1982-05-27
FI73857B FI73857B (fi) 1987-07-31
FI73857C true FI73857C (fi) 1987-11-09

Family

ID=9248356

Family Applications (1)

Application Number Title Priority Date Filing Date
FI813769A FI73857C (fi) 1980-11-26 1981-11-25 Krets foer adressering av en registeruppsaettning i en foermedlingsstation.

Country Status (12)

Country Link
US (1) US4431992A (https=)
EP (1) EP0052863B1 (https=)
JP (1) JPS57112195A (https=)
CA (1) CA1169951A (https=)
DE (1) DE3166079D1 (https=)
FI (1) FI73857C (https=)
FR (1) FR2494949B1 (https=)
IE (1) IE52278B1 (https=)
MX (1) MX151058A (https=)
PL (1) PL134858B1 (https=)
RO (1) RO82972B (https=)
ZA (1) ZA818195B (https=)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4605824A (en) * 1983-03-30 1986-08-12 Siemens Aktiengesellschaft Circuit arrangement for telecommunication exchange systems, particularly telephone exchange systems with switch facilities for emitting signals
US4748618A (en) * 1986-05-21 1988-05-31 Bell Communications Research, Inc. Telecommunications interface
US4866598A (en) * 1986-10-31 1989-09-12 Ncr Corporation Communications base microcontroller
US4839890A (en) * 1986-10-31 1989-06-13 Ncr Corporation Data bit synchronizer
US5162988A (en) * 1986-10-31 1992-11-10 Ncr Corporation Multiplexing character processor
US20150278681A1 (en) * 2014-04-01 2015-10-01 Boise State University Memory controlled circuit system and apparatus

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4022849A (en) * 1971-01-21 1977-05-10 Stauffer Chemical Company Crosslinked vinyl halide polymers as flame retardant additives for thermoplastics
BE791843A (fr) * 1971-11-24 1973-05-24 Gte Automatic Electric Lab Inc Montage pour la detection de l'abonne et du prepayement dans unsysteme de commutation telephonique
FR2359563A1 (fr) * 1976-07-22 1978-02-17 Lannionnais Electronique Central de telecommunication temporel
IT1082532B (it) * 1977-03-14 1985-05-21 Cselt Centro Studi Lab Telecom Dispositivo di interfaccia tra complessi di organi sensori e distributori della segnalazione telefonica operanti in modo sincrono e un apparecchiatura di elaborazione di dati telefonici
US4347582A (en) * 1980-04-23 1982-08-31 Siemens Corporation Central timer unit for buffering control data in a telecommunications system

Also Published As

Publication number Publication date
CA1169951A (fr) 1984-06-26
EP0052863A1 (fr) 1982-06-02
DE3166079D1 (en) 1984-10-18
JPS57112195A (en) 1982-07-13
US4431992A (en) 1984-02-14
RO82972A (ro) 1984-05-23
ZA818195B (en) 1982-10-27
PL233946A1 (https=) 1982-06-21
FR2494949B1 (fr) 1985-09-06
FI813769L (fi) 1982-05-27
JPS648958B2 (https=) 1989-02-15
FI73857B (fi) 1987-07-31
IE52278B1 (en) 1987-09-02
FR2494949A1 (fr) 1982-05-28
IE812758L (en) 1982-05-26
MX151058A (es) 1984-09-18
RO82972B (ro) 1984-07-30
PL134858B1 (en) 1985-09-30
EP0052863B1 (fr) 1984-09-12

Similar Documents

Publication Publication Date Title
US4071701A (en) Method of and apparatus for addressing a buffer memory in a transit exchange for synchronous data signals
US4433394A (en) First-in first-out storage and processing unit making use thereof
GB1304790A (https=)
US4811267A (en) Digital signal processor with addressable and shifting memory
FI73857C (fi) Krets foer adressering av en registeruppsaettning i en foermedlingsstation.
US3967070A (en) Memory operation for 3-way communications
US4319322A (en) Method and apparatus for converting virtual addresses to real addresses
US4135060A (en) Circuit arrangement for a time division multiplex communication system for the channel by channel combination at the receiving end of information transmitted in the form of multiframes
GB1583130A (en) Measuring arrangement
CA1068006A (en) Method and an arrangement intended to execute data processing instructions after each other in function units of a computer
US4131835A (en) Microprogrammable control unit
US4122310A (en) Space stage in a PCM-exchange
US3906209A (en) Wrong addressing detector
RU2110831C1 (ru) Модуль матричного коммутатора
US3859456A (en) System for analyzing and storing telegraph characters received on several lines
SU1144110A1 (ru) Устройство дл управлени сопрограммами
SU1387006A1 (ru) Коммутационное устройство
SU732848A1 (ru) Устройство дл обмена информацией
SU1338020A1 (ru) Генератор М-последовательностей
RU1805462C (ru) Устройство дл определени значений булевых функций
SU1594543A1 (ru) Устройство дл перезапуска вычислительного комплекса при обнаружении сбо
SU798838A1 (ru) Микропрограммное устройство управлени
SU1072035A1 (ru) Устройство дл обмена информацией
SU477916A1 (ru) Устройство дл управлени сортировкой штучных грузов
US5584021A (en) Binary output signal programmer using stored start and end location and timing signal states

Legal Events

Date Code Title Description
MM Patent lapsed

Owner name: COMPAGNIE INDUSTRIELLE DES