ES458814A1 - Un metodo de fabricar una rebanada elemental provista de un microcircuito y que tiene un sistema de pistas conductoras. - Google Patents
Un metodo de fabricar una rebanada elemental provista de un microcircuito y que tiene un sistema de pistas conductoras.Info
- Publication number
- ES458814A1 ES458814A1 ES458814A ES458814A ES458814A1 ES 458814 A1 ES458814 A1 ES 458814A1 ES 458814 A ES458814 A ES 458814A ES 458814 A ES458814 A ES 458814A ES 458814 A1 ES458814 A1 ES 458814A1
- Authority
- ES
- Spain
- Prior art keywords
- microcircuit
- elementary
- terminal connections
- slice
- microcircuit chips
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000004519 manufacturing process Methods 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
- G11C19/02—Digital stores in which the information is moved stepwise, e.g. shift registers using magnetic elements
- G11C19/08—Digital stores in which the information is moved stepwise, e.g. shift registers using magnetic elements using thin films in plane structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
- H01F10/00—Thin magnetic films, e.g. of one-domain structure
- H01F10/06—Thin magnetic films, e.g. of one-domain structure characterised by the coupling or physical contact with connecting or interacting conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/288—Deposition of conductive or insulating materials for electrodes conducting electric current from a liquid, e.g. electrolytic deposition
- H01L21/2885—Deposition of conductive or insulating materials for electrodes conducting electric current from a liquid, e.g. electrolytic deposition using an external electrical current, i.e. electro-deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05655—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0612—Layout
- H01L2224/0616—Random array, i.e. array with no symmetry
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01023—Vanadium [V]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01057—Lanthanum [La]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01064—Gadolinium [Gd]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0097—Processing two or more printed circuits simultaneously, e.g. made from a common substrate, or temporarily stacked circuit boards
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/24—Reinforcing the conductive pattern
- H05K3/241—Reinforcing the conductive pattern characterised by the electroplating method; means therefor, e.g. baths or apparatus
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Non-Insulated Conductors (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Electrodes Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Manufacturing Of Magnetic Record Carriers (AREA)
Abstract
Un método de fabricar una ¿rebanada¿ elemental provista de un microcircuito y que tiene un sistema de pistas conductores que llevan desde el microcircuito hasta al menos uno de los bordes de la ¿rebanada¿ o lámina elemental y está provisto allí de varias conexiones terminales, en el que se dispone una lámina principal en la cual se forman un número de láminas elementales que están dispuestas en un trazado regular y que son contiguas entre sí a lo largo de futuras líneas de corte, y en el que se disponen, cerca de al menos una línea de corte futura, *** Ver imagen
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
NL7605233A NL7605233A (nl) | 1976-05-17 | 1976-05-17 | Van een micro circuit voorziene elementaire schijf met electrolytisch aangegroeide soldeerbollen alsmede werkwijze voor het vervaardigen daarvan. |
Publications (1)
Publication Number | Publication Date |
---|---|
ES458814A1 true ES458814A1 (es) | 1978-08-01 |
Family
ID=19826203
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ES458814A Expired ES458814A1 (es) | 1976-05-17 | 1977-05-14 | Un metodo de fabricar una rebanada elemental provista de un microcircuito y que tiene un sistema de pistas conductoras. |
Country Status (11)
Country | Link |
---|---|
JP (1) | JPS52140277A (es) |
AU (1) | AU2514777A (es) |
BE (1) | BE854701A (es) |
BR (1) | BR7703144A (es) |
DE (1) | DE2720097A1 (es) |
ES (1) | ES458814A1 (es) |
FR (1) | FR2352468A1 (es) |
GB (1) | GB1577226A (es) |
IT (1) | IT1074890B (es) |
NL (1) | NL7605233A (es) |
SE (1) | SE7705615L (es) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59195837A (ja) * | 1983-04-21 | 1984-11-07 | Sharp Corp | Lsiチツプボンデイング方法 |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3484341A (en) * | 1966-09-07 | 1969-12-16 | Itt | Electroplated contacts for semiconductor devices |
CA929675A (en) * | 1972-02-16 | 1973-07-03 | A. Hamer Colin | Fabrication of beam leads |
US3926746A (en) * | 1973-10-04 | 1975-12-16 | Minnesota Mining & Mfg | Electrical interconnection for metallized ceramic arrays |
JPS5441181B2 (es) * | 1973-11-08 | 1979-12-07 | ||
FR2263577B1 (es) * | 1974-03-08 | 1978-07-07 | Tecsi Tech Systemes Inf | |
JPS5548390B2 (es) * | 1974-03-11 | 1980-12-05 |
-
1976
- 1976-05-17 NL NL7605233A patent/NL7605233A/xx not_active Application Discontinuation
-
1977
- 1977-05-05 DE DE19772720097 patent/DE2720097A1/de not_active Ceased
- 1977-05-13 SE SE7705615A patent/SE7705615L/xx unknown
- 1977-05-13 IT IT23577/77A patent/IT1074890B/it active
- 1977-05-13 GB GB20197/77A patent/GB1577226A/en not_active Expired
- 1977-05-14 ES ES458814A patent/ES458814A1/es not_active Expired
- 1977-05-16 BR BR3144/77A patent/BR7703144A/pt unknown
- 1977-05-16 BE BE177630A patent/BE854701A/xx unknown
- 1977-05-16 JP JP5555177A patent/JPS52140277A/ja active Pending
- 1977-05-16 AU AU25147/77A patent/AU2514777A/en not_active Expired
- 1977-05-17 FR FR7715056A patent/FR2352468A1/fr active Pending
Also Published As
Publication number | Publication date |
---|---|
AU2514777A (en) | 1978-11-23 |
BE854701A (fr) | 1977-11-16 |
FR2352468A1 (fr) | 1977-12-16 |
SE7705615L (sv) | 1977-11-18 |
BR7703144A (pt) | 1978-02-08 |
IT1074890B (it) | 1985-04-20 |
GB1577226A (en) | 1980-10-22 |
NL7605233A (nl) | 1977-11-21 |
JPS52140277A (en) | 1977-11-22 |
DE2720097A1 (de) | 1977-12-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS52111664A (en) | Nonninserting type printed circuit board edge connector assembly | |
DE3577504D1 (de) | Hilfskreis fuer einen datenbus in einem datenverarbeitungssystem. | |
IT1084433B (it) | Mezzi d'attacco per connettori di schede circuitali. | |
DE69023972D1 (de) | Randverbinder für gedruckte Leiterplatten. | |
JPS5344130A (en) | Floating access memory device | |
ES458814A1 (es) | Un metodo de fabricar una rebanada elemental provista de un microcircuito y que tiene un sistema de pistas conductoras. | |
NL7709361A (nl) | Plaat met gedrukte bedrading. | |
KR910007131A (ko) | 마스터 슬라이스 집적 회로 장치 | |
ES8204908A1 (es) | Disposicion de, al menos, dos tarjetas de circuitos impresos. | |
ATE10243T1 (de) | Randsteckverbinder fuer schaltungskarte. | |
JPS53139926A (en) | Position input unit | |
JPS5222426A (en) | Method of installing interface circuit section | |
BR7604330A (pt) | Aperfeicoamento em conector para cartoes de circuitos impressos | |
JPS5354986A (en) | Multilayer wiring circuit | |
JPS5387625A (en) | Output printing system of information processing unit | |
SU1040496A2 (ru) | Способ изготовлени планшета дл устройства съема графической информации | |
JPS526031A (en) | Information processing unit | |
JPS554974A (en) | Layout pattern scanning system | |
AU2451677A (en) | Circuit board arrangement for keyboard | |
JPS5537615A (en) | Data processing system | |
JPS5532108A (en) | Searching method for trouble in input-output device | |
ES269212U (es) | Tarjeta multiviaje. | |
JPS5668871A (en) | Character detecting and cutting-out device | |
JPS5378898A (en) | Locating system for information recording cards | |
IT7925461A0 (it) | Programma. disposizioni circuitale per smistare dati in un impianto di commutazione-dati comandato a |