JPS554974A - Layout pattern scanning system - Google Patents
Layout pattern scanning systemInfo
- Publication number
- JPS554974A JPS554974A JP7788778A JP7788778A JPS554974A JP S554974 A JPS554974 A JP S554974A JP 7788778 A JP7788778 A JP 7788778A JP 7788778 A JP7788778 A JP 7788778A JP S554974 A JPS554974 A JP S554974A
- Authority
- JP
- Japan
- Prior art keywords
- scanning
- coordinate values
- layout pattern
- mask range
- pattern
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
PURPOSE: For cutting down the time required for scanning and raising scanning accuracy, to automate the scanning of the layout patterns of IC's and LST's by using a computer.
CONSTITUTION: A layout pattern 11 is read out by a coordinate reader 12, and the coordinate values at the tops of the polygons each forming one section of a pattern are coded by a coding means 13 and put one upon another. Next, this processing is made repeatedly for all sections. The input of the relation of logical connections from a data input means 14 and that of the coordinate values obtained by said means 13 are identified by a junction relation identifying means 15, and inefinite, doubtful and erroneous matters and indicated by an indicating means 16. Thus, it is checked whether the connections of a metallic wiring layer 1, a diffusion layer 2, a gate mask range 3, a contact mask range 4, an output signal terminal 6, an output terminal 7, a power supply wiring 9 and an NOT circuit 10 may be good.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7788778A JPS554974A (en) | 1978-06-26 | 1978-06-26 | Layout pattern scanning system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7788778A JPS554974A (en) | 1978-06-26 | 1978-06-26 | Layout pattern scanning system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS554974A true JPS554974A (en) | 1980-01-14 |
Family
ID=13646576
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP7788778A Pending JPS554974A (en) | 1978-06-26 | 1978-06-26 | Layout pattern scanning system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS554974A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6052438U (en) * | 1983-09-20 | 1985-04-12 | トキコ株式会社 | hydraulic shock absorber |
US4907465A (en) * | 1986-11-10 | 1990-03-13 | Kubota Ltd. | Change speed control structure for hydraulic transmission |
-
1978
- 1978-06-26 JP JP7788778A patent/JPS554974A/en active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6052438U (en) * | 1983-09-20 | 1985-04-12 | トキコ株式会社 | hydraulic shock absorber |
JPH025135Y2 (en) * | 1983-09-20 | 1990-02-07 | ||
US4907465A (en) * | 1986-11-10 | 1990-03-13 | Kubota Ltd. | Change speed control structure for hydraulic transmission |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0073641B1 (en) | Integrated circuit device | |
EP0199304A3 (en) | Method of automatic circuit translation | |
DE3368349D1 (en) | Apparatus for inspecting a circuit pattern drawn on a photomask used in manufacturing large scale integrated circuits | |
EP0026233A4 (en) | Semiconductor integrated circuit and wiring method therefor. | |
DE3485608D1 (en) | ELECTRONIC CASH REGISTER. | |
JPS554974A (en) | Layout pattern scanning system | |
DE3689718D1 (en) | System for checking exposure pattern data from semiconductor integrated circuit device. | |
JPS5730964A (en) | Inspecting device for printed circuit board | |
JPS5387A (en) | Automatic design system | |
JPS57112048A (en) | Master slice type semiconductor integrated circuit device | |
JPS5564699A (en) | Semiconductor integrated-circuit memory | |
JPS52135220A (en) | Information input system of electronic computer | |
JPS533128A (en) | Method and device for pattern analysis | |
JPS5737834A (en) | Mask for semiconductor device | |
JPS57153444A (en) | Determining processing system for route | |
JPS5729168A (en) | Erasure processing system for wiring pattern | |
JPS5229991A (en) | Automatic wire laying system | |
JPS5376627A (en) | Multiple-unput keyboard circuit | |
JPS5360168A (en) | Integrated circuit having input-output pin patterns that can be highlyintegrated | |
JPS54116849A (en) | Magnetic bubble memory chip | |
JPS5587457A (en) | Lsi layout processing | |
JPS5635274A (en) | Information extracting system | |
JPS57128945A (en) | Automatic wiring system | |
ES458814A1 (en) | Terminal connections on microcircuit chips | |
JPS56138925A (en) | Manufacture of semiconductor device |