ES451528A1 - Una disposicion logica de aplicacion de categoria para de- tectar averias en un dispositivo de memoria. - Google Patents

Una disposicion logica de aplicacion de categoria para de- tectar averias en un dispositivo de memoria.

Info

Publication number
ES451528A1
ES451528A1 ES451528A ES451528A ES451528A1 ES 451528 A1 ES451528 A1 ES 451528A1 ES 451528 A ES451528 A ES 451528A ES 451528 A ES451528 A ES 451528A ES 451528 A1 ES451528 A1 ES 451528A1
Authority
ES
Spain
Prior art keywords
category
memory elements
words
groups
arrangement
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
ES451528A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Telefonaktiebolaget LM Ericsson AB
Original Assignee
Telefonaktiebolaget LM Ericsson AB
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Telefonaktiebolaget LM Ericsson AB filed Critical Telefonaktiebolaget LM Ericsson AB
Publication of ES451528A1 publication Critical patent/ES451528A1/es
Expired legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/073Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in a memory management context, e.g. virtual memory or cache management
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0751Error or fault detection not based on redundancy
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/10Test algorithms, e.g. memory scan [MScan] algorithms; Test patterns, e.g. checkerboard patterns 
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/14Implementation of control logic, e.g. test mode decoders

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Debugging And Monitoring (AREA)
ES451528A 1975-09-16 1976-09-15 Una disposicion logica de aplicacion de categoria para de- tectar averias en un dispositivo de memoria. Expired ES451528A1 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE7510332A SE387764B (sv) 1975-09-16 1975-09-16 Sett att upptecka fel i en minnesanordning och kategoritillempningslogik for utforande av settet

Publications (1)

Publication Number Publication Date
ES451528A1 true ES451528A1 (es) 1977-10-01

Family

ID=20325559

Family Applications (1)

Application Number Title Priority Date Filing Date
ES451528A Expired ES451528A1 (es) 1975-09-16 1976-09-15 Una disposicion logica de aplicacion de categoria para de- tectar averias en un dispositivo de memoria.

Country Status (12)

Country Link
US (1) US4075466A (es)
JP (1) JPS52147930A (es)
AU (1) AU497351B2 (es)
CA (1) CA1073104A (es)
DE (1) DE2641727A1 (es)
ES (1) ES451528A1 (es)
FR (1) FR2325154A1 (es)
GB (1) GB1554239A (es)
IT (1) IT1073307B (es)
NL (1) NL7609919A (es)
SE (1) SE387764B (es)
SU (1) SU673203A3 (es)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4195770A (en) * 1978-10-24 1980-04-01 Burroughs Corporation Test generator for random access memories
GB2158622A (en) * 1983-12-21 1985-11-13 Goran Anders Henrik Hemdal Computer controlled systems
SE453228B (sv) * 1986-04-18 1988-01-18 Ericsson Telefon Ab L M Sett och anordning for att overvaka ett feltolerant datorminne
EP0253161B1 (en) * 1986-06-25 1991-10-16 Nec Corporation Testing circuit for random access memory device
US5471479A (en) * 1992-08-06 1995-11-28 Motorola, Inc. Arrangement for column sparing of memory
US7051264B2 (en) * 2001-11-14 2006-05-23 Monolithic System Technology, Inc. Error correcting memory and method of operating same

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1051700A (es) * 1962-12-08
GB1186416A (en) * 1967-08-24 1970-04-02 Standard Telephones Cables Ltd Improvements in or relating to Electrical Intelligence Storage Equipment
US3576982A (en) * 1968-12-16 1971-05-04 Ibm Error tolerant read-only storage system
US3727039A (en) * 1971-08-02 1973-04-10 Ibm Single select line storage system address check
US3768071A (en) * 1972-01-24 1973-10-23 Ibm Compensation for defective storage positions
US3898449A (en) * 1973-09-17 1975-08-05 Gte Automatic Electric Lab Inc Arrangement and method for using a magnetic tape to control hardware to load, check and routine a core memory
IT1002271B (it) * 1973-12-27 1976-05-20 Honeywell Inf Systems Perfezionamento ai dispositivi di controllo di parita nelle memorie a semiconduttori

Also Published As

Publication number Publication date
AU1751276A (en) 1978-03-16
IT1073307B (it) 1985-04-17
JPS52147930A (en) 1977-12-08
AU497351B2 (en) 1978-12-07
FR2325154A1 (fr) 1977-04-15
GB1554239A (en) 1979-10-17
US4075466A (en) 1978-02-21
FR2325154B1 (es) 1980-09-12
SU673203A3 (ru) 1979-07-05
DE2641727A1 (de) 1977-03-17
CA1073104A (en) 1980-03-04
SE387764B (sv) 1976-09-13
NL7609919A (nl) 1977-03-18

Similar Documents

Publication Publication Date Title
US3771143A (en) Method and apparatus for providing alternate storage areas on a magnetic disk pack
US4525777A (en) Split-cycle cache system with SCU controlled cache clearing during cache store access period
EP0187027B1 (en) Transferring data between a disk and a central processing unit
EP0031499A3 (en) Data processing apparatus adapted for memory readback checking
KR880014464A (ko) 자체 시험 메모리 시스템을 가진 데이타 처리 시스템
US3638185A (en) High-density permanent data storage and retrieval system
KR900005456A (ko) 직렬 억세스 메모리 내장형 반도체 메모리 장치
US3444526A (en) Storage system using a storage device having defective storage locations
EP0141160A3 (de) Schaltungsanordnung zum Registrieren von Adressen von einen fehlerhaften Speicherinhalt aufweisenden Speicherzellen
GB1460827A (en) System for testing a data processing unit
ES451528A1 (es) Una disposicion logica de aplicacion de categoria para de- tectar averias en un dispositivo de memoria.
JPS59178743U (ja) 高速情報処理装置
GB917825A (en) Improvements in data storage apparatus
US3395396A (en) Information-dependent signal shifting for data processing systems
US3976865A (en) Error detector for an associative directory or translator
US3246292A (en) Echo check with time-phased input data sampling means
GB844308A (en) Data transfer apparatus
DE3176883D1 (en) Apparatus for high speed fault mapping of large memories
GB1340220A (en) Data storage apparatus
JPH0126094B2 (es)
JPS5721000A (en) Memory measuring device
US3045212A (en) Checking circuit
ES458285A1 (es) Perfeccionamientos en sistemas de proceso de datos.
GB818145A (en) Electric digital data storage unit
US3063042A (en) Data storage systems