ES374314A1 - A disposition of bistable circuit, main-subordinated, transistorized. (Machine-translation by Google Translate, not legally binding) - Google Patents
A disposition of bistable circuit, main-subordinated, transistorized. (Machine-translation by Google Translate, not legally binding)Info
- Publication number
- ES374314A1 ES374314A1 ES374314A ES374314A ES374314A1 ES 374314 A1 ES374314 A1 ES 374314A1 ES 374314 A ES374314 A ES 374314A ES 374314 A ES374314 A ES 374314A ES 374314 A1 ES374314 A1 ES 374314A1
- Authority
- ES
- Spain
- Prior art keywords
- flip
- flop
- main
- translation
- transistorized
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Logic Circuits (AREA)
Abstract
A bistable, master-slave, transistorized circuit arrangement, including a first gate circuit, which is controlled by clock signals and by the output of the slave flip flop and is connected to the main flip flop, and a second gate circuit that is controlled by clock signals and by the output of the main flip-flop, and is connected to the slave float, characterized in that the gate circuit connected to the first flip-flop comprises two partial gate circuits, each comprising the series connection of the gate paths. Main current of a transistor controlled by the clock signal and a transistor controlled by the output signal of the second flip-flop, while the gate circuit connected to this second flip-flop comprises two partial gate circuits, each comprising the parallel connection of the main current paths of a transistor controlled by the signal of clock and a transistor controlled by the output signal of the flip-flop. (Machine-translation by Google Translate, not legally binding)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
NL6817658A NL6817658A (en) | 1968-12-10 | 1968-12-10 | |
NL6914950A NL6914950A (en) | 1968-12-10 | 1969-10-03 |
Publications (1)
Publication Number | Publication Date |
---|---|
ES374314A1 true ES374314A1 (en) | 1971-12-16 |
Family
ID=26644375
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ES374314A Expired ES374314A1 (en) | 1968-12-10 | 1969-12-06 | A disposition of bistable circuit, main-subordinated, transistorized. (Machine-translation by Google Translate, not legally binding) |
Country Status (1)
Country | Link |
---|---|
ES (1) | ES374314A1 (en) |
-
1969
- 1969-12-06 ES ES374314A patent/ES374314A1/en not_active Expired
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1163788A (en) | Driver-Sense Circuit Arrangements in Memory Systems | |
AT359560B (en) | INTEGRATED CIRCUIT WITH A LOGICAL CIRCUIT MADE OF COMPLEMENTARY TRANSISTORS | |
ES250727A1 (en) | Electronic switching network | |
ES407416A1 (en) | Marker circuit for a switching stage equipped with integrated dynamic memory switches | |
GB1412978A (en) | High speed logic circuits | |
US4056736A (en) | Injection logic arrangements | |
ES421119A1 (en) | Multi-chip calculator system having cycle and subcycle timing generators | |
ES374314A1 (en) | A disposition of bistable circuit, main-subordinated, transistorized. (Machine-translation by Google Translate, not legally binding) | |
ES389031A1 (en) | Input and output circuitry | |
GB1426191A (en) | Digital circuits | |
JPS555544A (en) | Timing pulse generation circuit | |
GB1425517A (en) | Timing mode selector | |
GB1139628A (en) | Clocked delay type flip flop | |
GB1101660A (en) | A bistable circuit | |
GB1464842A (en) | Resettable toggle flip-flop | |
GB1386294A (en) | Flip-flop circuits | |
ES442783A1 (en) | Parallel discriminator circuit. (Machine-translation by Google Translate, not legally binding) | |
BE599786A (en) | Monocrystalline circuit elements | |
CH486174A (en) | Teleprinter with a receiver made up of electronic circuits | |
ES367330A2 (en) | Electronic multiselector. (Machine-translation by Google Translate, not legally binding) | |
JPS55656A (en) | Complementary mos logic circuit | |
ES393787A1 (en) | Frequency controlled oscillator | |
JPS52144253A (en) | Flip-flop circuit | |
FR1513716A (en) | Bistable logic circuit | |
JPS52124835A (en) | Level conversion circuit |