ES2160061A1 - Procesador en modo de transferencia asincrona de entrada y salida a un conmutador. - Google Patents

Procesador en modo de transferencia asincrona de entrada y salida a un conmutador.

Info

Publication number
ES2160061A1
ES2160061A1 ES009901495A ES9901495A ES2160061A1 ES 2160061 A1 ES2160061 A1 ES 2160061A1 ES 009901495 A ES009901495 A ES 009901495A ES 9901495 A ES9901495 A ES 9901495A ES 2160061 A1 ES2160061 A1 ES 2160061A1
Authority
ES
Spain
Prior art keywords
switch
microcells
atm
cells
mode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
ES009901495A
Other languages
English (en)
Other versions
ES2160061B2 (es
Inventor
Tron Pierre Yves Plaza
Fernandez Luis Antonio Merayo
Garcia Juan Carlos Diaz
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Telefonica SA
Original Assignee
Telefonica SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Telefonica SA filed Critical Telefonica SA
Priority to ES009901495A priority Critical patent/ES2160061B2/es
Priority to GT200000112A priority patent/GT200000112A/es
Priority to EP00500147A priority patent/EP1067738A2/en
Priority to MA26018A priority patent/MA25189A1/fr
Priority to PE2000000675A priority patent/PE20010584A1/es
Priority to BR0003784-2A priority patent/BR0003784A/pt
Priority to ARP000103445A priority patent/AR024663A1/es
Publication of ES2160061A1 publication Critical patent/ES2160061A1/es
Application granted granted Critical
Publication of ES2160061B2 publication Critical patent/ES2160061B2/es
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/30—Peripheral units, e.g. input or output ports
    • H04L49/3081—ATM peripheral units, e.g. policing, insertion or extraction
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/30—Peripheral units, e.g. input or output ports
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/55—Prevention, detection or correction of errors
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5638—Services, e.g. multimedia, GOS, QOS
    • H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
    • H04L2012/5652—Cell construction, e.g. including header, packetisation, depacketisation, assembly, reassembly
    • H04L2012/566—Cell construction, e.g. including header, packetisation, depacketisation, assembly, reassembly using the ATM layer
    • H04L2012/5661—Minicells
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/30—Peripheral units, e.g. input or output ports
    • H04L49/3009—Header conversion, routing tables or routing tags

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)

Abstract

Procesador en Modo de Transferencia Asíncrona de entrada y salida a un conmutador. El procesador en Modo de Transferencia Asíncrona (ATM) sirve como interfaz de entrada y salida a un conmutador ATM. El circuito tiene dos modos de funcionamiento, como conversor de Células a Microcélulas (modo CM) y como conversor de Microcélulas a Células (modo MC). La función principal del procesador en modo de funcionamiento CM es la de convertir células estándar ATM (53 octetos) a un formato en paralelo de microcélulas (12 ó 20 palabras de 4 bits, dependiendo del formato programado) que son procesadas por un conmutador, o bien, en modo de funcionamiento MC, son procesadas las microcélulas, a la salida del conmutador, de forma inversa. Proporciona también funciones de nivel ATM como identificar el circuito y camino virtual, realizar medidas estadísticas de flujo para detectar pérdidas de información, control de la calidad del nivel de hardware, inserción y extracción de células a través del microprocesadorexterno que controla el funcionamiento del conmutador.
ES009901495A 1999-07-06 1999-07-06 Procesador en modo de transferencia asincrona de entrada y salida a un conmutador. Expired - Fee Related ES2160061B2 (es)

Priority Applications (7)

Application Number Priority Date Filing Date Title
ES009901495A ES2160061B2 (es) 1999-07-06 1999-07-06 Procesador en modo de transferencia asincrona de entrada y salida a un conmutador.
GT200000112A GT200000112A (es) 1999-07-06 2000-06-06 Procesador en modo de transferencia asincrona de entrada y salida a un conmutador.
MA26018A MA25189A1 (fr) 1999-07-06 2000-07-06 Appareil sous mode de transfert asynchrone d'entree et de sortie a un commutateur
PE2000000675A PE20010584A1 (es) 1999-07-06 2000-07-06 Procesador en modo de transferencia asincrona de entrada y salida a un conmutador
EP00500147A EP1067738A2 (en) 1999-07-06 2000-07-06 ATM processor for the inputs and outputs of a switch
BR0003784-2A BR0003784A (pt) 1999-07-06 2000-07-06 Processador de forma de transferência assìncrona de entrada e saìda a um comutador
ARP000103445A AR024663A1 (es) 1999-07-06 2000-07-06 PROCESADOR EN MODO DE TRANSFERENCIA ASíNCRONA DE ENTRADA Y SALIDA A UN CONMUTADOR.

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
ES009901495A ES2160061B2 (es) 1999-07-06 1999-07-06 Procesador en modo de transferencia asincrona de entrada y salida a un conmutador.

Publications (2)

Publication Number Publication Date
ES2160061A1 true ES2160061A1 (es) 2001-10-16
ES2160061B2 ES2160061B2 (es) 2003-03-01

Family

ID=8309103

Family Applications (1)

Application Number Title Priority Date Filing Date
ES009901495A Expired - Fee Related ES2160061B2 (es) 1999-07-06 1999-07-06 Procesador en modo de transferencia asincrona de entrada y salida a un conmutador.

Country Status (7)

Country Link
EP (1) EP1067738A2 (es)
AR (1) AR024663A1 (es)
BR (1) BR0003784A (es)
ES (1) ES2160061B2 (es)
GT (1) GT200000112A (es)
MA (1) MA25189A1 (es)
PE (1) PE20010584A1 (es)

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0354120A1 (fr) * 1988-08-05 1990-02-07 Lmt Radio Professionnelle Procédé et dispositif de transmission en mode asynchrone mettant en oeuvre des microcellules
WO1996034478A1 (en) * 1995-04-24 1996-10-31 Telefonaktiebolaget Lm Ericsson (Publ) A telecommunication system and a method for transferring microcells therein
FR2748875A1 (fr) * 1994-12-30 1997-11-21 Thomson Csf Procede et dispositif de multiplexage et de demultiplexage asynchrone de microcellules permettant l'optimisation des moyens de transmission d'un reseau atm
ES2101627B1 (es) * 1994-04-19 1998-03-01 Telefonica Nacional Espana Co Circuito integrado traductor para red de banda ancha.
EP0858240A2 (en) * 1996-12-12 1998-08-12 Fujitsu Limited Cell assembly and multiplexing device, and demultiplexing device
EP0902599A1 (en) * 1997-09-11 1999-03-17 Fujitsu Limited Short cell multiplexer
EP0909105A2 (en) * 1997-10-13 1999-04-14 Fujitsu Limited A short-cell multiplexing device

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0354120A1 (fr) * 1988-08-05 1990-02-07 Lmt Radio Professionnelle Procédé et dispositif de transmission en mode asynchrone mettant en oeuvre des microcellules
ES2101627B1 (es) * 1994-04-19 1998-03-01 Telefonica Nacional Espana Co Circuito integrado traductor para red de banda ancha.
FR2748875A1 (fr) * 1994-12-30 1997-11-21 Thomson Csf Procede et dispositif de multiplexage et de demultiplexage asynchrone de microcellules permettant l'optimisation des moyens de transmission d'un reseau atm
WO1996034478A1 (en) * 1995-04-24 1996-10-31 Telefonaktiebolaget Lm Ericsson (Publ) A telecommunication system and a method for transferring microcells therein
EP0858240A2 (en) * 1996-12-12 1998-08-12 Fujitsu Limited Cell assembly and multiplexing device, and demultiplexing device
EP0902599A1 (en) * 1997-09-11 1999-03-17 Fujitsu Limited Short cell multiplexer
EP0909105A2 (en) * 1997-10-13 1999-04-14 Fujitsu Limited A short-cell multiplexing device

Also Published As

Publication number Publication date
ES2160061B2 (es) 2003-03-01
AR024663A1 (es) 2002-10-23
GT200000112A (es) 2001-11-28
MA25189A1 (fr) 2001-07-02
PE20010584A1 (es) 2001-05-23
EP1067738A2 (en) 2001-01-10
BR0003784A (pt) 2001-03-13

Similar Documents

Publication Publication Date Title
CA2066099A1 (en) Multifunction Protective Relay System
TW200507319A (en) Multiple battery system, auxiliary battery attachment system, and network controlled multiple battery system
WO2003023799A3 (en) Uninterruptible transfer switch
TW200511001A (en) Multiple battery management system, auxiliary battery attachment system, and network controlled multiple battery system
WO2005020407A3 (en) Uninterruptible power supply
EP1320024A4 (en) INFORMATION PROCESSOR, INFORMATION STORAGE MEDIUM, PROGRAM AND OPERATING DEVICE FOR A GAME MACHINE
WO2003085618A3 (en) Controlling a home electronics system
EP0843500A3 (en) ATM Switching system
EP1028600A3 (en) An optimal buffer management scheme with dynamic queue lenght thresholds for ATM switches
ATE484026T1 (de) Datenverarbeitungsschaltung mit cachespeicher und vorrichtung mit solcher schaltung
WO2001095089A3 (en) Low latency fifo circuits for mixed asynchronous and synchronous systems
EP0936837A3 (en) Electroacoustic transducer of digital type
BR9807771A (pt) Processo e dispositivo de conversão de taxa de amostra.
EP0961379A3 (de) Schaltungsanordnung mit kennfeldorientierter Überlastbewertung
EP0973099A3 (en) Parallel data processor
ES2160061A1 (es) Procesador en modo de transferencia asincrona de entrada y salida a un conmutador.
CA2323349A1 (en) Simple enclosure services (ses) using a high-speed, point-to-point, serial bus
SE9604576D0 (sv) Asynchronous transfer mode switching method and asynchronous transfer mode switch
EP0779705A3 (en) Inverted amplifying circuit
AU6427098A (en) Time switch stages and switches
NO922089L (no) Pc med vekslende systemstyrer
HK1021275A1 (en) Semiconductor integrated circuit for communication
JPS5667442A (en) Data collector
KR19990001090A (ko) 충전용 배터리를 내장한 어댑터 및 그에 의한 전원공급 방법
JPS5614326A (en) Digital output selecting circuit

Legal Events

Date Code Title Description
EC2A Search report published

Date of ref document: 20011016

Kind code of ref document: A1

Effective date: 20011016

FG2A Definitive protection

Ref document number: 2160061B2

Country of ref document: ES

FD1A Patent lapsed

Effective date: 20100311