ES2093178T3 - Dispositivo decodificador. - Google Patents
Dispositivo decodificador.Info
- Publication number
- ES2093178T3 ES2093178T3 ES92201260T ES92201260T ES2093178T3 ES 2093178 T3 ES2093178 T3 ES 2093178T3 ES 92201260 T ES92201260 T ES 92201260T ES 92201260 T ES92201260 T ES 92201260T ES 2093178 T3 ES2093178 T3 ES 2093178T3
- Authority
- ES
- Spain
- Prior art keywords
- module
- line
- transition
- vitalfa
- decoder
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
- H03M13/39—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
- H03M13/41—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors
Landscapes
- Physics & Mathematics (AREA)
- Probability & Statistics with Applications (AREA)
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Error Detection And Correction (AREA)
- Dc Digital Transmission (AREA)
Abstract
SE PRESENTA UN DISPOSITIVO DECODIFICADOR (VD) QUE SE USA PARA LA DECODIFICACION REMOTA DE MENSAJES DIGITALES DE ACUERDO CON EL ALGORITMO DE DECODIFICACION CONVOLUCIONAL DE VITERBI. ESTE DECODIFICADOR VITERBI (VD) ESTA INTEGRADO EN UNA PARTE DE UN CHIP ELECTRONICO SIMPLE QUE SE INCLUYE EN UN RECEPTOR DE UNA ESTACION MOVIL TRANSPORTABLE POR UNA PERSONA DE UN SISTEMA DE RADIO CELULAR DIGITAL. EL DECODIFICADOR (VD) INCLUYE UN PRIMER MODULO (VITALFA) PARA CALCULAR LAS PROBABILIDADES DE TRANSICION PARA LAS TRANSICIONES DE ESTADO POSIBLES ENTRE DOS ESTADOS SUCESIVOS DEL DECODIFICADOR, Y UN SEGUNDO MODULO (VIPROB) PARA CALCULAR, EN FUNCION DE LAS PROBABILIDADES DE LA TRANSICION DEL ESTADO, LAS PROBABILIDADES DE LINEA PARA LAS LINEAS POSIBLES CONSTITUIDAS POR SUCESIVAS TRANSICIONES DE ESTADO Y FINALIZAR EN CADA UNO DE ESTOS ESTADOS, Y PARA SELECCIONAR LA LINEA QUE TENGA EL VALOR DE PROBABILIDAD DE LINEA MAS ALTO. UN PRIMER / SEGUNDO MODULO (VITALFA / VIPROB) DEL DISPOSITIVO (VD) CALCULA ADEMAS UNA PROPORCION DE ERROR DE BIT DE TRANSICION / LINEA DE ESTADO QUE ES FUNCION DE LA DIFERENCIA ENTRE LOS BITS (SOFTBITS) RECIBIDOS EN EL MODULO (VITALFA) Y LOS BITS (BITS CODIFICADOS) QUE SE ESPERAN PARA UNA MISMA TRANSICION / LINEA DE ESTADO RESPECTIVAMENTE.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
BE9100432A BE1004814A3 (nl) | 1991-05-08 | 1991-05-08 | Decodeerinrichting. |
Publications (1)
Publication Number | Publication Date |
---|---|
ES2093178T3 true ES2093178T3 (es) | 1996-12-16 |
Family
ID=3885488
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ES92201260T Expired - Fee Related ES2093178T3 (es) | 1991-05-08 | 1992-05-05 | Dispositivo decodificador. |
Country Status (9)
Country | Link |
---|---|
US (1) | US5331665A (es) |
EP (1) | EP0512641B1 (es) |
JP (1) | JPH05175855A (es) |
BE (1) | BE1004814A3 (es) |
CA (1) | CA2068117C (es) |
DE (1) | DE69212695T2 (es) |
ES (1) | ES2093178T3 (es) |
FI (1) | FI922067A (es) |
NZ (1) | NZ242456A (es) |
Families Citing this family (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5432804A (en) * | 1993-11-16 | 1995-07-11 | At&T Corp. | Digital processor and viterbi decoder having shared memory |
US5465275A (en) * | 1993-11-16 | 1995-11-07 | At&T Ipm Corp. | Efficient utilization of present state/next state registers |
TW243568B (en) * | 1993-11-16 | 1995-03-21 | At & T Corp | Digital signal processor with an embedded viterbi co-processor |
FR2737824B1 (fr) * | 1995-08-08 | 1997-10-31 | Tortelier Patrick | Procede de decodage a sorties ponderees mettant en oeuvre l'algorithme de viterbi en fonctionnement par blocs |
GB2305827B (en) * | 1995-09-30 | 2000-01-19 | Motorola Ltd | Viterbi co-processor and method of operation therefor |
US6028899A (en) * | 1995-10-24 | 2000-02-22 | U.S. Philips Corporation | Soft-output decoding transmission system with reduced memory requirement |
US6023492A (en) * | 1995-11-24 | 2000-02-08 | Telefonaktiebolaget Lm Ericsson | Method and apparatus for conditionally combining bit metrics in a communication system |
US5964825A (en) * | 1996-02-09 | 1999-10-12 | Texas Instruments Incorporated | Manipulation of boolean values and conditional operation in a microprocessor |
US5742622A (en) * | 1996-03-12 | 1998-04-21 | Discovision Associates | Error detection and correction system for a stream of encoded data |
KR100212833B1 (ko) * | 1996-03-22 | 1999-08-02 | 전주범 | 가변레이트 비터비 복호기 |
US6374346B1 (en) | 1997-01-24 | 2002-04-16 | Texas Instruments Incorporated | Processor with conditional execution of every instruction |
GB2329557B (en) * | 1997-09-19 | 2002-05-01 | Motorola As | Method and apparatus for viterbi decoding of punctured codes |
US6275538B1 (en) * | 1998-03-11 | 2001-08-14 | Ericsson Inc. | Technique for finding a starting state for a convolutional feedback encoder |
US6272661B1 (en) * | 1998-12-29 | 2001-08-07 | Texas Instruments Incorporated | Minimum memory implementation of high speed viterbi decoder |
SG80035A1 (en) * | 1999-05-27 | 2001-04-17 | Inst Of Microelectronics | Viterbi decoding of punctured convolutional codes without real-time branch metric computation |
US6633615B1 (en) * | 2000-01-31 | 2003-10-14 | Agere Systems Inc. | Trellis transition-probability calculation with threshold normalization |
TW518845B (en) * | 2001-03-30 | 2003-01-21 | Ali Corp | Method of erroneous data correction for full response channel system |
CN1306514C (zh) * | 2001-07-19 | 2007-03-21 | 松下电器产业株式会社 | 再现信号质量的评价方法和信息再现装置 |
GB2409618A (en) * | 2003-12-23 | 2005-06-29 | Picochip Designs Ltd | Telecommunications decoder device |
US7920612B2 (en) * | 2004-08-31 | 2011-04-05 | Finisar Corporation | Light emitting semiconductor device having an electrical confinement barrier near the active region |
US8140949B2 (en) * | 2007-11-13 | 2012-03-20 | Alpha Imaging Technology Corp. | ACS unit of a Viterbi decoder and method for calculating a bit error rate before a Viterbi decoder |
US9942005B2 (en) * | 2016-08-30 | 2018-04-10 | International Business Machines Corporation | Sequence detector |
US10243591B2 (en) | 2016-08-30 | 2019-03-26 | International Business Machines Corporation | Sequence detectors |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4536878A (en) * | 1982-09-20 | 1985-08-20 | Sperry Corporation | Bit serial convolutional decoder for VLSI implementation |
FR2585906B1 (fr) * | 1985-08-02 | 1987-09-25 | Battail Gerard | Procede de decodage d'un code convolutif et decodeur correspondant |
CA1260143A (en) * | 1986-02-24 | 1989-09-26 | Atsushi Yamashita | Path trace viterbi decoder |
US4742533A (en) * | 1987-01-02 | 1988-05-03 | Motorola, Inc. | Soft decision digital communication apparatus |
-
1991
- 1991-05-08 BE BE9100432A patent/BE1004814A3/nl not_active IP Right Cessation
-
1992
- 1992-04-23 NZ NZ242456A patent/NZ242456A/en unknown
- 1992-05-05 US US07/878,731 patent/US5331665A/en not_active Expired - Fee Related
- 1992-05-05 EP EP92201260A patent/EP0512641B1/en not_active Expired - Lifetime
- 1992-05-05 DE DE69212695T patent/DE69212695T2/de not_active Expired - Fee Related
- 1992-05-05 ES ES92201260T patent/ES2093178T3/es not_active Expired - Fee Related
- 1992-05-07 CA CA002068117A patent/CA2068117C/en not_active Expired - Fee Related
- 1992-05-07 FI FI922067A patent/FI922067A/fi unknown
- 1992-05-08 JP JP4116397A patent/JPH05175855A/ja active Pending
Also Published As
Publication number | Publication date |
---|---|
CA2068117A1 (en) | 1992-11-09 |
DE69212695D1 (de) | 1996-09-19 |
AU1526192A (en) | 1992-11-12 |
EP0512641B1 (en) | 1996-08-14 |
FI922067A (fi) | 1992-11-09 |
AU644523B2 (en) | 1993-12-09 |
DE69212695T2 (de) | 1997-02-06 |
NZ242456A (en) | 1994-09-27 |
US5331665A (en) | 1994-07-19 |
CA2068117C (en) | 1998-04-14 |
JPH05175855A (ja) | 1993-07-13 |
FI922067A0 (fi) | 1992-05-07 |
EP0512641A1 (en) | 1992-11-11 |
BE1004814A3 (nl) | 1993-02-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES2093178T3 (es) | Dispositivo decodificador. | |
US8249135B2 (en) | Method and system for reconfigurable channel coding | |
US6199190B1 (en) | Convolution decoding terminated by an error detection block code with distributed parity bits | |
DK275086A (da) | System til transmission af ord, der bestyttes med en kombinationd af en blokkode og en konvolutionskode, samt sender og modtager til brug i et saadant system | |
ES2095278T3 (es) | Aparato para presentar datos del tiempo adaptable a diferentes zonas de tiempo. | |
AR045622A1 (es) | Transmision de la redundancia incremental en un sistema de comunicacion..metodo, aparato mimo y transmisor. | |
JPH0555932A (ja) | 誤り訂正符復号化装置 | |
HK1083575A1 (en) | Method and arrangement for providing optimal bit protection against transmission errors | |
ES2267805T3 (es) | Metodo y sistema para transferir tramas de señalizacion semi tasa. | |
US20050120287A1 (en) | Branch metric computation and add-compare-select operation in viterbi decoders | |
JP2001036418A (ja) | ビタビ復号器および送信装置 | |
KR100996030B1 (ko) | 통신 시스템에서 신호 송수신 장치 및 방법 | |
US6724327B1 (en) | Lower latency coding/decoding | |
ES2205076T3 (es) | Procedimiento para el tratamiento de datos, especialmente para la transmision con velocidad binaria de canal variable. | |
CA2405935A1 (en) | Apparatus and method for coding/decoding channels in a mobile communication system | |
MX166739B (es) | Telefono inalambrico | |
Böcherer et al. | Probabilistic parity shaping for linear codes | |
AR022042A1 (es) | Metodo para hacer funcionar un dispositivo inalambrico y dispositivo inalambrico | |
Sung | Minimum decoding trellis lengths for tail-biting convolutional codes | |
KR20080076635A (ko) | 통신 시스템에서 신호 송수신 장치 및 방법 | |
Tadse et al. | A Low Power Asynchronous Viterbi Decoder | |
AR047069A1 (es) | Transmision con redundancia incremental en un sistema de comunicaciones mimo (multiples entradas multiples salidas) | |
Mude et al. | High performance wireless system by using VA and GA selection | |
GB1188493A (en) | Code Communication System | |
Hellman | Low Cost Data Compression |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FG2A | Definitive protection |
Ref document number: 512641 Country of ref document: ES |
|
FD1A | Patent lapsed |
Effective date: 19980401 |