ES2068868T3 - Aparato para reducir el parpadeo. - Google Patents

Aparato para reducir el parpadeo.

Info

Publication number
ES2068868T3
ES2068868T3 ES89119000T ES89119000T ES2068868T3 ES 2068868 T3 ES2068868 T3 ES 2068868T3 ES 89119000 T ES89119000 T ES 89119000T ES 89119000 T ES89119000 T ES 89119000T ES 2068868 T3 ES2068868 T3 ES 2068868T3
Authority
ES
Spain
Prior art keywords
count
signals
counter
vertical synchronization
conventional video
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
ES89119000T
Other languages
English (en)
Inventor
Hidefumi Naito
Toshio Sarugaku
Masaharu Tokuhara
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP63265784A external-priority patent/JP2705145B2/ja
Priority claimed from JP1020431A external-priority patent/JP2982165B2/ja
Application filed by Sony Corp filed Critical Sony Corp
Application granted granted Critical
Publication of ES2068868T3 publication Critical patent/ES2068868T3/es
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/76—Television signal recording
    • H04N5/91—Television signal processing therefor
    • H04N5/93—Regeneration of the television signal or of selected parts thereof
    • H04N5/95—Time-base error compensation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/76—Television signal recording
    • H04N5/91—Television signal processing therefor
    • H04N5/93—Regeneration of the television signal or of selected parts thereof
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S348/00—Television
    • Y10S348/91—Flicker reduction

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Television Signal Processing For Recording (AREA)
  • Synchronizing For Television (AREA)
  • Television Systems (AREA)
  • Closed-Circuit Television Systems (AREA)

Abstract

SE GENERAN SEÑALES DE SINCRONIZACION VERTICAL INTERMEDIA ENTRE LAS SEÑALES DE SINCRONIZACION VERTICAL QUE NORMALMENTE INCLUYEN UNA SEÑAL DE VIDEO CONVENCIONAL. UN PRIMER CONTADOR (19, 31) CUENTA LAS SEÑALES DE RELOJ QUE SE SINCRONIZAN CON LAS SEÑALES DE SINCRONIZACION HORIZONTAL (HS) NORMALMENTE INCLUIDAS EN LAS SEÑALES DE VIDEO CONVENCIONALES PARA PROVEER UN CONTEO QUE REPRESENTA EL NUMERO DE SEÑALES DE RELOJ QUE SE ENCUENTRAN PRESENTES EN UNA MITAD DEL INTERVALO DE CAMPO DE ESA SEÑAL DE VIDEO CONVENCIONAL. EL CONTEO PROVISTO POR EL PRIMER CONTADOR (19; 31) DURANTE EL SEGUNDO INTERVALO DE CAMPO PRECEDENTE SE ALMACENA TEMPORARIAMENTE Y SE COMPARA CON UN CONTEO PRODUCIDO POR EL SEGUNDO CONTADOR (20; 36, 40) QUE CUENTA LAS SEÑALES DE RELOJ PROVENIENTES DEL COMIENZO DEL INTERVALO DE CAMPO. CUANDO EL CONTEO DEL SEGUNDO CONTADOR (20; 36, 40) ES IGUAL AL CONTEO ALMACENADO SE GENERA UNA SEÑAL INTERMEDIA DE SINCRONIZACION VERTICAL.
ES89119000T 1988-10-13 1989-10-12 Aparato para reducir el parpadeo. Expired - Lifetime ES2068868T3 (es)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP25829088 1988-10-13
JP63265784A JP2705145B2 (ja) 1988-10-21 1988-10-21 テレビジョン受像機
JP1020431A JP2982165B2 (ja) 1988-10-13 1989-01-30 映像信号受像機

Publications (1)

Publication Number Publication Date
ES2068868T3 true ES2068868T3 (es) 1995-05-01

Family

ID=27283035

Family Applications (1)

Application Number Title Priority Date Filing Date
ES89119000T Expired - Lifetime ES2068868T3 (es) 1988-10-13 1989-10-12 Aparato para reducir el parpadeo.

Country Status (5)

Country Link
US (1) US4996595A (es)
EP (1) EP0363970B1 (es)
AU (1) AU618411B2 (es)
DE (1) DE68921536T2 (es)
ES (1) ES2068868T3 (es)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5742265A (en) * 1990-12-17 1998-04-21 Photonics Systems Corporation AC plasma gas discharge gray scale graphic, including color and video display drive system
DE4237225A1 (de) * 1992-11-04 1994-05-05 Philips Patentverwaltung Anordnung zur Verdopplung der Teilbildfrequenz eines Bildsignals
JPH06292148A (ja) * 1993-03-30 1994-10-18 Sony Corp 倍速映像表示装置
GB9307681D0 (en) * 1993-04-14 1993-06-02 Rca Thomson Licensing Corp Line flicker suppression system
US5627555A (en) * 1993-04-14 1997-05-06 Rca Thomson Licensing Corporation Line flicker suppression by adaptive de-interlacing
JP3255323B2 (ja) * 1994-01-21 2002-02-12 ブラザー工業株式会社 画像処理装置
US5510843A (en) * 1994-09-30 1996-04-23 Cirrus Logic, Inc. Flicker reduction and size adjustment for video controller with interlaced video output
US5611041A (en) * 1994-12-19 1997-03-11 Cirrus Logic, Inc. Memory bandwidth optimization
JPH08331473A (ja) * 1995-05-29 1996-12-13 Hitachi Ltd テレビジョン信号の表示装置
US6002442A (en) * 1997-04-01 1999-12-14 Aitech International Corp. Method and apparatus for reducing flickers in video signal conversions
US6285404B1 (en) * 1998-08-03 2001-09-04 Ati Technologies Inc. Systolic video encoding system
US6346970B1 (en) 1998-08-12 2002-02-12 Focus Enhancements, Inc. Two-dimensional adjustable flicker filter
US6839093B1 (en) * 1998-11-13 2005-01-04 Intel Corporation Programmably controlling video formats

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56144684A (en) * 1980-04-11 1981-11-11 Matsushita Electric Ind Co Ltd Reduction device for vertical picture fluctuation
JPS56165469A (en) * 1980-05-23 1981-12-19 Sony Corp Detecting method of vertical synchronous signal
JPS5752280A (en) * 1980-09-12 1982-03-27 Sanyo Electric Co Ltd Line selector of television set
JPS5880986A (ja) * 1981-11-09 1983-05-16 Matsushita Electric Ind Co Ltd ビデオテ−プレコ−ダ
FR2530909A1 (fr) * 1982-07-23 1984-01-27 Radiotechnique Procede et circuit pour engendrer un signal de synchronisation de trame dans un recepteur d'images
US4616260A (en) * 1983-02-28 1986-10-07 Data General Corporation Terminal having user selectable faster scanning
US4524387A (en) * 1983-03-30 1985-06-18 Rca Corporation Synchronization input for television receiver on-screen alphanumeric display
JPS6018077A (ja) * 1983-07-12 1985-01-30 Nippon Kogaku Kk <Nikon> フイ−ルド信号処理回路
JPH0644818B2 (ja) * 1984-04-13 1994-06-08 日本電信電話株式会社 表示装置
JPS61139174A (ja) * 1984-12-11 1986-06-26 Sony Corp 倍速変換装置
EP0241284B1 (en) * 1986-04-11 1992-12-30 RCA Thomson Licensing Corporation Television display system
US4800429A (en) * 1988-03-14 1989-01-24 Motorola, Inc. Auto sync polarity control circuit for use with monitor

Also Published As

Publication number Publication date
DE68921536T2 (de) 1995-07-06
EP0363970A3 (en) 1991-11-13
US4996595A (en) 1991-02-26
AU618411B2 (en) 1991-12-19
DE68921536D1 (de) 1995-04-13
EP0363970A2 (en) 1990-04-18
AU4270989A (en) 1990-04-26
EP0363970B1 (en) 1995-03-08

Similar Documents

Publication Publication Date Title
ES2068868T3 (es) Aparato para reducir el parpadeo.
IT1175628B (it) Apparato per sincronizzare una sorgente di segnali video, controllata da un calcolatore, con un&#39;altra sorgente di segnali video
ES404429A1 (es) Perfeccionamientos en conjuntos de sincronizacion de vias temporales distantes transmitidas en direccion de un centro de conmutacion temporal local.
JPS5211822A (en) Digital display unit
AR246144A1 (es) Cuadro basico de pulsos para una jerarquia multiplex de senales digitales para una red sincronica.
JPS53106541A (en) Hotel total system
JPS5412616A (en) Synchronizing circuit
JPS52142403A (en) Signal synchronous system
JPS52153317A (en) Pcm synchronous multiplication system
JPS537136A (en) Display unit
JPS55147079A (en) Separation circuit for vertical synchronizing signal
JPS6443872A (en) Synchronizing circuit
GB1227508A (es)
JPS5439519A (en) Separation circuit for vertical synchronism
JPS5273604A (en) Interruption system for loop transmission system
JPS5289164A (en) Acetylcelluose composite article
JPS5438795A (en) Digital display panel
JPS53135613A (en) Signal recording system
JPS548413A (en) Frame synchronizing system for pulse multiple transmission
JPS5366329A (en) Reproducing unit for still picture
JPS5216924A (en) Recording method of color image signal
JPS6471341A (en) Frame synchronization protection circuit
JPS51134562A (en) Direct viewing storage tube
CA923989A (en) Decision arrangement for deciding the value of pulsatory signals occurring in a synchronous baseband transmission system
JPS51122316A (en) Delay circuit vertical synchronizing signal

Legal Events

Date Code Title Description
FG2A Definitive protection

Ref document number: 363970

Country of ref document: ES