ES2064504T3 - Instalacion para mezclar una primera imagen en una segunda imagen en una pantalla. - Google Patents
Instalacion para mezclar una primera imagen en una segunda imagen en una pantalla.Info
- Publication number
- ES2064504T3 ES2064504T3 ES90103395T ES90103395T ES2064504T3 ES 2064504 T3 ES2064504 T3 ES 2064504T3 ES 90103395 T ES90103395 T ES 90103395T ES 90103395 T ES90103395 T ES 90103395T ES 2064504 T3 ES2064504 T3 ES 2064504T3
- Authority
- ES
- Spain
- Prior art keywords
- image
- mix
- screen
- installation
- processing stage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/44—Receiver circuitry for the reception of television signals according to analogue transmission standards
- H04N5/445—Receiver circuitry for the reception of television signals according to analogue transmission standards for displaying additional information
- H04N5/45—Picture in picture, e.g. displaying simultaneously another television channel in a region of the screen
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N7/00—Television systems
- H04N7/08—Systems for the simultaneous or sequential transmission of more than one television signal, e.g. additional information signals, the signals occupying wholly or partially the same frequency band, e.g. by time division
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Studio Circuits (AREA)
- Television Receiver Circuits (AREA)
- Image Processing (AREA)
- Processing Of Color Television Signals (AREA)
- Testing, Inspecting, Measuring Of Stereoscopic Televisions And Televisions (AREA)
- Closed-Circuit Television Systems (AREA)
Abstract
EL EQUIPO COMPRENDE UNA PRIMERA ETAPA DE ELABORACION DE LA IMAGEN PARA GENERAR LA SEÑAL DE LA PRIMERA IMAGEN Y UNA SEGUNDA ETAPA DE ELABORACION DE IMAGEN PARA GENERAR LA SEÑAL DE LA SEGUNDA IMAGEN, ASI COMO UN EQUIPO CONMUTADOR PARA EFECTUAR LA CONEXION ENTRE ESTA PRIMERA Y SEGUNDA SEÑAL DE IMAGEN. PARA PODER AJUSTAR EL CONTRASTE INDIVIDUAL DE LA PRIMERA IMAGEN, EXISTE ACOPLADA EN LOS LADOS DE SALIDA DE LA PRIMERA ETAPA DE ELABORACION DE IMAGEN (1) LA ETAPA A/D CONDUCIBLE AL MENOS MEDIANTE UNA VARIABLE DE SEÑAL DE REFERENCIA, QUE ES AJUSTABLE SEGUN UN DISPOSITIVO DE CONTROL CON LA MEDIDA DIGITAL DE LA SEÑAL DE CONTROL.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP90103395A EP0443064B1 (de) | 1990-02-19 | 1990-02-19 | Einrichtung zum Einblenden eines ersten Bildes in ein zweites Bild auf einem Bildschirm |
Publications (1)
Publication Number | Publication Date |
---|---|
ES2064504T3 true ES2064504T3 (es) | 1995-02-01 |
Family
ID=8203677
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ES90103395T Expired - Lifetime ES2064504T3 (es) | 1990-02-19 | 1990-02-19 | Instalacion para mezclar una primera imagen en una segunda imagen en una pantalla. |
Country Status (6)
Country | Link |
---|---|
EP (1) | EP0443064B1 (es) |
JP (1) | JPH04216279A (es) |
KR (1) | KR920000196A (es) |
AT (1) | ATE114391T1 (es) |
DE (1) | DE59007770D1 (es) |
ES (1) | ES2064504T3 (es) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0621729B1 (de) * | 1993-04-22 | 1998-02-25 | Siemens Aktiengesellschaft | Einrichtung zum Darstellen eines ersten Bildes und eines zweiten Bildes auf einem Bilschirm |
US5386247A (en) * | 1993-06-02 | 1995-01-31 | Thomson Consumer Electronics, Inc. | Video display having progressively dimmed video images and constant brightness auxiliary images |
JPH07184138A (ja) * | 1993-12-24 | 1995-07-21 | Toshiba Corp | 2画面映像処理回路 |
JPH07264503A (ja) * | 1994-03-23 | 1995-10-13 | Toshiba Corp | テレビジョン受像機 |
CN1135140A (zh) * | 1995-02-27 | 1996-11-06 | 松下电器产业株式会社 | 用于多重图像显示的补偿电压发生装置及其视频显示装置 |
DE19743002A1 (de) | 1997-09-29 | 1999-04-08 | Siemens Ag | Umschaltvorrichtung für analoge und digitale Signale |
DE102017010151A1 (de) | 2017-11-02 | 2019-05-02 | Dräger Safety AG & Co. KGaA | lnfrarot-optische Gasmessvorrichtung |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4578698A (en) * | 1982-06-18 | 1986-03-25 | Matsushita Electric Industrial Co., Ltd. | Multiple display control apparatus for a television receiver |
-
1990
- 1990-02-19 ES ES90103395T patent/ES2064504T3/es not_active Expired - Lifetime
- 1990-02-19 AT AT90103395T patent/ATE114391T1/de active
- 1990-02-19 EP EP90103395A patent/EP0443064B1/de not_active Expired - Lifetime
- 1990-02-19 DE DE59007770T patent/DE59007770D1/de not_active Expired - Fee Related
-
1991
- 1991-02-18 JP JP3046129A patent/JPH04216279A/ja not_active Withdrawn
- 1991-02-19 KR KR1019910002618A patent/KR920000196A/ko not_active Application Discontinuation
Also Published As
Publication number | Publication date |
---|---|
KR920000196A (ko) | 1992-01-10 |
JPH04216279A (ja) | 1992-08-06 |
DE59007770D1 (de) | 1995-01-05 |
EP0443064A1 (de) | 1991-08-28 |
ATE114391T1 (de) | 1994-12-15 |
EP0443064B1 (de) | 1994-11-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
AU7106191A (en) | Digital clock buffer circuit providing controllable delay | |
FI100290B (fi) | Videojärjestelmä | |
ES2093576T3 (es) | Conmutacion de audio para un sistema de audio/video con capacidad para s-video. | |
KR930005445A (ko) | 영상 신호 처리 장치 | |
FI98678B (fi) | Kuvansäätöön sovitettu valoisuustasonsäätö | |
ES2064504T3 (es) | Instalacion para mezclar una primera imagen en una segunda imagen en una pantalla. | |
EP0933971A3 (en) | Light emitting element drive apparatus | |
ATE172587T1 (de) | Gegentaktendstufe mit einer einstellung des querstroms der gegentaktendstufe | |
KR890005585A (ko) | 자동원고 송치장치 | |
KR850003999A (ko) | 수직윤곽 보정장치 | |
JPS5229129A (en) | Graphic input device | |
EP0371473A3 (en) | Linear driving arrangement for use in a copying apparatus | |
DK154687D0 (da) | Digitalt overfoeringssystem | |
GB9421842D0 (en) | An apparatus for testing the quality of the logic levels of a digital signal | |
JPS5691578A (en) | Composite information recorder | |
JPS57199367A (en) | Picture input device | |
JPS5379314A (en) | Video signal processing circuit | |
JPS5733868A (en) | Photoelectric converter | |
TW341010B (en) | D/C converter | |
EP1168811A4 (en) | IMAGE UNIT | |
JPS547824A (en) | Video amplifying circuit | |
EP0394017A3 (en) | Charge coupled device with enhanced input structure | |
JPS56149181A (en) | Solid image pickup device | |
AU484032B2 (en) | Circuit for stabilising the operating voltage forthe line output stage transistor ina television receiver | |
KR950010555A (ko) | 텔레비젼 수상기의 캡션신호 자동 조절장치 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FG2A | Definitive protection |
Ref document number: 443064 Country of ref document: ES |