ES2048049A2 - Procedure for extracting from a clock in burst digital communication systems - Google Patents
Procedure for extracting from a clock in burst digital communication systemsInfo
- Publication number
- ES2048049A2 ES2048049A2 ES9101994A ES9101994A ES2048049A2 ES 2048049 A2 ES2048049 A2 ES 2048049A2 ES 9101994 A ES9101994 A ES 9101994A ES 9101994 A ES9101994 A ES 9101994A ES 2048049 A2 ES2048049 A2 ES 2048049A2
- Authority
- ES
- Spain
- Prior art keywords
- communication systems
- digital communication
- filter
- clock
- extracting
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
Procedure for extracting from a clock in burst digital communication systems that consists in a technique that is used to change a filter with a small bandwidth to a filter with a large bandwidth using a circuit that passes all the input signals to the filter output using a short-circuit produced between the input gates and/or between the output gates there is a utility available for this circuit in cases where a small bandwidth filter has a slow response at the output with large phase or amplitude changes of the input signal, contemplating a synchronisation system for digital communication systems.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
ES9101994A ES2048049B1 (en) | 1991-09-05 | 1991-09-05 | PROCEDURE FOR THE REMOVAL OF A CLOCK IN DIGITAL COMMUNICATION SYSTEMS IN RAFAGAS |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
ES9101994A ES2048049B1 (en) | 1991-09-05 | 1991-09-05 | PROCEDURE FOR THE REMOVAL OF A CLOCK IN DIGITAL COMMUNICATION SYSTEMS IN RAFAGAS |
Publications (3)
Publication Number | Publication Date |
---|---|
ES2048049A2 true ES2048049A2 (en) | 1994-03-01 |
ES2048049R ES2048049R (en) | 1995-05-16 |
ES2048049B1 ES2048049B1 (en) | 1995-12-16 |
Family
ID=8273451
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ES9101994A Expired - Lifetime ES2048049B1 (en) | 1991-09-05 | 1991-09-05 | PROCEDURE FOR THE REMOVAL OF A CLOCK IN DIGITAL COMMUNICATION SYSTEMS IN RAFAGAS |
Country Status (1)
Country | Link |
---|---|
ES (1) | ES2048049B1 (en) |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4173767A (en) * | 1977-06-01 | 1979-11-06 | Hughes Aircraft Company | CMOS monolithic integrated circuit |
US4339824A (en) * | 1979-06-20 | 1982-07-13 | Nippon Electric Co., Ltd. | Clock recovery circuit for TDMA system or message switching system |
EP0061351A2 (en) * | 1981-03-24 | 1982-09-29 | Nec Corporation | Receiver in a frequency hopping communication system |
FR2612023A1 (en) * | 1987-03-03 | 1988-09-09 | Aerospatiale | Device for bidirectional control of a very high frequency electrical power signal |
US4883984A (en) * | 1987-07-17 | 1989-11-28 | Siemens Aktiengesellschaft | PIN diode switch |
-
1991
- 1991-09-05 ES ES9101994A patent/ES2048049B1/en not_active Expired - Lifetime
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4173767A (en) * | 1977-06-01 | 1979-11-06 | Hughes Aircraft Company | CMOS monolithic integrated circuit |
US4339824A (en) * | 1979-06-20 | 1982-07-13 | Nippon Electric Co., Ltd. | Clock recovery circuit for TDMA system or message switching system |
EP0061351A2 (en) * | 1981-03-24 | 1982-09-29 | Nec Corporation | Receiver in a frequency hopping communication system |
FR2612023A1 (en) * | 1987-03-03 | 1988-09-09 | Aerospatiale | Device for bidirectional control of a very high frequency electrical power signal |
US4883984A (en) * | 1987-07-17 | 1989-11-28 | Siemens Aktiengesellschaft | PIN diode switch |
Also Published As
Publication number | Publication date |
---|---|
ES2048049R (en) | 1995-05-16 |
ES2048049B1 (en) | 1995-12-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW327260B (en) | Multi-channel timing recovery | |
IL109736A (en) | Digital receiver for variable symbol rate communications | |
ES451213A1 (en) | Digital phase shifter | |
CA2220523A1 (en) | Digital phase detector employing a digitally controllable delay line | |
KR930001596A (en) | Frequency Relay Coherent Analog-to-Digital Conversion System and its Method for Modulated Signals | |
ES8106383A1 (en) | Decimator apparatus for decreasing the word rate of a digital signal of the type employed in digital telephone systems | |
ES8304678A1 (en) | High reliability duplicated clock device. | |
AU573037B2 (en) | Adaptive processing network | |
JPS5686582A (en) | Quantizing system at reception side for video information transmitter | |
ES2048049A2 (en) | Procedure for extracting from a clock in burst digital communication systems | |
JPS5647139A (en) | Optical transmitting signal-break detecting circuit | |
ES8105535A1 (en) | Switching circuit for two digital streams. | |
GB1524756A (en) | Telephone system | |
EP0108702A3 (en) | Serial to parallel data conversion circuit | |
ES8604375A1 (en) | Circuit for regenerating periodic signals. | |
ES8107420A1 (en) | Circuit arrangement for receiver-side clock recovery in digital synchronous information transmission. | |
JPS5739610A (en) | Broadband ccd delay line | |
JPS53131815A (en) | Phase linear type emphasizer | |
JPS5798040A (en) | Comparator for serial magnitude | |
SU886285A1 (en) | Device for integral reception of discrete signals | |
JPS5739639A (en) | Delay type phase correction system | |
JPS56131242A (en) | Signal receiving circuit | |
KRAUS | Notes on the theory of linear, time-discrete signal processing with a rational sampling rate conversion. I | |
JPS56153838A (en) | Method for converting sequential circuit into combinatorial circuit | |
ES2012178A6 (en) | Partial DQPSK digital decoding circuit |