EP4374425A1 - Ensemble de refroidissement d'une pièce à haute tension - Google Patents
Ensemble de refroidissement d'une pièce à haute tensionInfo
- Publication number
- EP4374425A1 EP4374425A1 EP22751037.7A EP22751037A EP4374425A1 EP 4374425 A1 EP4374425 A1 EP 4374425A1 EP 22751037 A EP22751037 A EP 22751037A EP 4374425 A1 EP4374425 A1 EP 4374425A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- filler material
- gap filler
- voltage component
- cooling
- heat sink
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000001816 cooling Methods 0.000 title claims abstract description 15
- 239000000463 material Substances 0.000 claims abstract description 37
- 239000000945 filler Substances 0.000 claims abstract description 36
- 238000009413 insulation Methods 0.000 claims abstract description 22
- 239000000919 ceramic Substances 0.000 claims description 6
- 239000000758 substrate Substances 0.000 abstract description 3
- 239000000853 adhesive Substances 0.000 description 8
- 239000004065 semiconductor Substances 0.000 description 8
- 239000011888 foil Substances 0.000 description 7
- 230000001070 adhesive effect Effects 0.000 description 5
- 230000008901 benefit Effects 0.000 description 4
- 239000012212 insulator Substances 0.000 description 4
- 238000004519 manufacturing process Methods 0.000 description 4
- 238000013461 design Methods 0.000 description 3
- 238000005476 soldering Methods 0.000 description 3
- 239000000872 buffer Substances 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 2
- 238000010276 construction Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000001965 increasing effect Effects 0.000 description 2
- 239000002245 particle Substances 0.000 description 2
- 238000013459 approach Methods 0.000 description 1
- 239000011324 bead Substances 0.000 description 1
- 238000011109 contamination Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000009429 electrical wiring Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 230000001939 inductive effect Effects 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 239000012774 insulation material Substances 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 238000003825 pressing Methods 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 229910000679 solder Inorganic materials 0.000 description 1
- 239000000243 solution Substances 0.000 description 1
- 230000007480 spreading Effects 0.000 description 1
- 238000003892 spreading Methods 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3735—Laminates or multilayers, e.g. direct bond copper ceramic substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3731—Ceramic materials or glass
Definitions
- the invention relates to an arrangement for cooling a high-voltage component, with a high-voltage component that is arranged on a circuit carrier and is coupled to a heat sink, with an insulating layer and a thermally conductive paste being arranged between the high-voltage component and the heat sink.
- SMD surface-mounted devices
- these components cool through the carrier substrate, i.e. through the printed circuit board.
- the thermal resistance can become too great.
- the resulting thermal energy is not sufficiently dissipated and the service life of the semiconductor components is reduced.
- these devices use the underlying surface area for thermal vias or other thermal elements, reducing electrical wiring area.
- chip manufacturers are attempting to offer components that do not dissipate their heat loss downwards into the circuit board via the soldering surface, but instead provide a metal surface on top through which the heat can be dissipated. This means that the area underneath the component can be used for additional wiring levels. Especially at high switching frequencies, this offers advantages in the
- Thick gap pads which can be used as insulators due to their reproducible dielectric strength, are suitable for insulation.
- thin gap pads, ceramic plates or insulating films with a defined breakdown voltage are also suitable as insulators.
- a thermally conductive gap filler material can be used to compensate for tolerances.
- Bonded insulation foils are usually produced very thin (minimum thicknesses of 25 gm with more than 5 kV insulation voltage are common), since they have a very poor thermal conductivity of usually below 0.5 W/(m * K) and at higher Layer thicknesses, a significant thermal resistance arises.
- an insulating film is usually combined with a layer of gap filler material, which compensates for the tolerances.
- this object is achieved in that the insulation layer is covered on both sides with a gap filler material. It is therefore proposed to embed the sensitive insulation layer on both sides in gap filler material in order to protect it from damage by two buffer layers.
- the insulation layer can be formed particularly advantageously by an insulation film.
- the inventive approach here is to place the isolation sheet between two layers of gap filler material so that it can be pushed away in either direction if the pressure becomes too great.
- the gap filler material is designed in such a way that it holds the shape into which it was brought and also has adhesive properties, the foil is glued to the housing by the gap filler material after this work step.
- gap filler dots are then applied again, into which the components dip during assembly of the printed circuit board. superfluous Material is pushed to the edge and the gap filler material crosslinks in exactly the right gap height for the respective component and its tolerances.
- the thermal resistance Rth is about 15% lower than when an insulating film is placed or glued on as a self-adhesive variant.
- the gap filler material binds better to the contact surfaces. Even if these are very smooth, the gap filler material can flow even better into bumps and thus wet a larger area, which leads to more effective heat transport.
- the gap filler material is optimized with regard to its thermal conductivity and thus has a significantly better thermal resistance Rth.
- the proposed design offers both the advantage of protecting the insulating film and a cost-effective way of improving the thermal conductivity of the connection.
- the type of structure is of course not limited to an insulating film as an insulator, but can also be used for the thermal connection of ceramic plates.
- the structure is then carried out in the same way here, with the difference that instead of the insulating film, one or more ceramic plates are pressed into a first layer of gap filler material, whereupon a further layer of gap filler material is then applied in a further step.
- This type of construction has the advantage that the insulation material conducts the heat much better on the one hand and, on the other hand, that the heat is dissipated over a larger area of the heat sink by the relatively well-conducting ceramic plate. This reduces the thermal resistance due to heat spreading.
- the application decides which type of structure is required with which thermal resistance and ultimately also the permitted costs. Because ceramic plates are good but also relatively expensive insulators.
- FIG. 6 shows a fully assembled arrangement
- FIG. 7 shows a high-voltage component shown in section.
- FIGS. 1-10 To explain the structure of an arrangement for cooling a high-voltage component, different production phases of the arrangement are shown schematically in FIGS.
- the production of the arrangement begins with a heat sink 1.1, onto which a portion of a gap filler material 1.2 is applied approximately in the middle, and with an insulating film 1.3. is covered.
- the insulating film 2.3 is pressed parallel in the direction of the heat sink 2.1 by means of a pressure plate 2.9 shown in FIG. After this has happened, the pressure plate 2.9 is lifted again and removed.
- a further portion of the gap filler material 3.4 is placed on the outside of the insulating film 3.3.
- the free side of a high-voltage component 3.5 is pressed into the gap filler material 3.4.
- the high-voltage component 3.5 is a housed SMD component whose connections 3.6 are connected electrically and mechanically to a circuit carrier 3.8 by means of soldering points 3.7.
- the circuit carrier 3.8, 4.8 which can be embodied as a printed circuit board, thus forms an outside of the arrangement that is outlined in FIG. It can be seen that the high-voltage component 4.5 is pressed into the material of the gap filler material 4.4, which forms a predetermined layer thickness between the insulating film 4.3 and the high-voltage component 4.5. Excess gap filler material 4.4 is displaced laterally from the intermediate space between high-voltage component 4.5 and insulating film 4.3 and rests on high-voltage component 4.5 as a bead.
- the circuit carrier 5.8 and the heat sink 5.1 are finally fixed to one another, as indicated in FIG.
- the heat sink 5.1 has several screw domes 5.10 for adjusting the distance and for fixing the circuit carrier 5.8.
- FIG. A layer structure can be seen, consisting of the successive layers of heat sink 6.1, a first layer of gap filler material 6.2, an insulating film 6.3, a second layer of gap filler material 6.4 and the high-voltage component 6.5, which is connected to the printed circuit board 6.8 arranged above it.
- FIG. 7 outlines the structure of a high-voltage component 7.5, which forms a semiconductor switch by way of example.
- the high-voltage component 7.5 has a semiconductor chip 7.11, which is surrounded by a plastic injection-molded body 7.13. Connected to the semiconductor chip 7.11 are a number of connections 7.6, which are brought out of the plastic injection-molded body 7.13. In contact with the semiconductor chip 7.11 is a metallic cooling surface 7.12, which at the same time forms part of an outer surface of the plastic injection-molded body 7.13.
- the metallic cooling surface 7.12 rests against the second layer of the gap filler material 7.4 and is connected to the heat sink 7.1 via the insulating film 7.3 and the first layer of the gap filler material 7.2.
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Ceramic Engineering (AREA)
- Materials Engineering (AREA)
- Cooling Or The Like Of Electrical Apparatus (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
Abstract
L'invention concerne un ensemble pour refroidir une pièce à haute tension, comprenant une partie haute tension qui est disposée sur un substrat de circuit et qui est couplée à un dissipateur thermique, un matériau de remplissage d'espace et une couche d'isolation étant disposés entre la partie haute tension et le dissipateur thermique, la couche d'isolation étant revêtue sur les deux côtés d'un matériau de remplissage d'espace.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102021003748.0A DE102021003748A1 (de) | 2021-07-22 | 2021-07-22 | Anordnung zur Kühlung eines Hochvoltbauteils |
PCT/EP2022/069478 WO2023001637A1 (fr) | 2021-07-22 | 2022-07-12 | Ensemble de refroidissement d'une pièce à haute tension |
Publications (1)
Publication Number | Publication Date |
---|---|
EP4374425A1 true EP4374425A1 (fr) | 2024-05-29 |
Family
ID=82799895
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP22751037.7A Pending EP4374425A1 (fr) | 2021-07-22 | 2022-07-12 | Ensemble de refroidissement d'une pièce à haute tension |
Country Status (3)
Country | Link |
---|---|
EP (1) | EP4374425A1 (fr) |
DE (1) | DE102021003748A1 (fr) |
WO (1) | WO2023001637A1 (fr) |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE19603224A1 (de) | 1996-01-30 | 1997-07-31 | Wolfgang Dipl Ing Schuster | Mechanische Anordnung parallelgeschalteter Halbleiterbauelemente |
JP3468420B2 (ja) * | 2000-06-07 | 2003-11-17 | 持田商工株式会社 | 放熱シート及びその製造方法 |
ES2476596T3 (es) | 2008-04-29 | 2014-07-15 | Agie Charmilles Sa | Unidad de placa de circuitos impresos y procedimiento para su fabricación |
DE102009045063C5 (de) * | 2009-09-28 | 2017-06-01 | Infineon Technologies Ag | Leistungshalbleitermodul mit angespritztem Kühlkörper, Leistungshalbleitermodulsystem und Verfahren zur Herstellung eines Leistungshalbleitermoduls |
US9693481B2 (en) * | 2013-06-25 | 2017-06-27 | Henkel IP & Holding GmbH | Thermally conductive dielectric interface |
DE102014111930A1 (de) | 2014-08-20 | 2016-02-25 | Rupprecht Gabriel | Thermisch gut leitendes, elektrisch isolierendes Gehäuse mit elektronischen Bauelementen und Herstellverfahren |
US11869824B2 (en) * | 2019-11-04 | 2024-01-09 | Intel Corporation | Thermal interface structures for integrated circuit packages |
-
2021
- 2021-07-22 DE DE102021003748.0A patent/DE102021003748A1/de active Pending
-
2022
- 2022-07-12 EP EP22751037.7A patent/EP4374425A1/fr active Pending
- 2022-07-12 WO PCT/EP2022/069478 patent/WO2023001637A1/fr active Application Filing
Also Published As
Publication number | Publication date |
---|---|
WO2023001637A1 (fr) | 2023-01-26 |
DE102021003748A1 (de) | 2023-01-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE102013219833B4 (de) | Halbleitermodul mit leiterplatte und vefahren zur hertellung eines halbleitermoduls mit einer leiterplatte | |
DE102009033321B4 (de) | Leistungshalbleitervorrichtung | |
DE68920469T2 (de) | Elektronische Packung. | |
DE10130517C2 (de) | Hochspannungsmodul und Verfahren zu dessen Herstellung | |
DE10221891A1 (de) | Halbleitervorrichtung | |
DE102011088218B4 (de) | Elektronisches Leistungsmodul mit thermischen Kopplungsschichten zu einem Entwärmungselement und Verfahren zur Herstellung | |
DE102014116662B4 (de) | Elektrische anschlussbaugruppe, halbleitermodul und verfahren zurherstellung eines halbleitermoduls | |
DE69923374T2 (de) | Halbleitervorrichtung | |
DE102018121403A1 (de) | Verfahren zur Herstellung einer stabilisierten Platine | |
DE102013226544A1 (de) | Halbleitervorrichtung | |
DE102014115815B4 (de) | Verfahren zur herstellung eines schaltungsträgers, verfahren zur herstellung einer halbleiteranordung, verfahren zum betrieb einer halbleiteranordnung und verfahren zur herstellung eines halbleitermoduls | |
DE4133199C2 (de) | Halbleiterbauelement mit isolationsbeschichtetem Metallsubstrat | |
EP1063700B1 (fr) | Substrat pour des modules haute tension | |
DE69728648T2 (de) | Halbleitervorrichtung mit hochfrequenz-bipolar-transistor auf einem isolierenden substrat | |
DE10065495C2 (de) | Leistungshalbleitermodul | |
DE112013006402B4 (de) | Halbleitervorrichtung | |
DE112014006796B4 (de) | Halbleiteranordnung | |
EP4374425A1 (fr) | Ensemble de refroidissement d'une pièce à haute tension | |
EP1107310A2 (fr) | Amelioration de l'isolation de modules semi-conducteurs à haute prestation | |
DE102019115573B4 (de) | Leistungselektronische Schalteinrichtung und Verfahren zur Herstellung | |
WO2021069459A1 (fr) | Système de mise en contact pour un composant électronique et procédé de fabrication d'un composant électronique | |
DE102018111534A1 (de) | Vorrichtung zum Abführen von Wärme aus einer Leiterplatte | |
DE102019126311B3 (de) | Stromleitendes Kühlelement, System und Verfahren zur Wärmeabführung von leistungselektronischen Bauteilen auf Platinen | |
DE112018003636T5 (de) | Leistungshalbleitermodul | |
DE102012222012A1 (de) | Leistungshalbleitereinrichtung und ein Verfahren zur Herstellung einer Leistungshalbleitereinrichtung |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: UNKNOWN |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE |
|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE |
|
17P | Request for examination filed |
Effective date: 20231220 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |