EP4062651A1 - Dispositif de génération d'un signal de commande d'un système électrique - Google Patents
Dispositif de génération d'un signal de commande d'un système électriqueInfo
- Publication number
- EP4062651A1 EP4062651A1 EP20807422.9A EP20807422A EP4062651A1 EP 4062651 A1 EP4062651 A1 EP 4062651A1 EP 20807422 A EP20807422 A EP 20807422A EP 4062651 A1 EP4062651 A1 EP 4062651A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- component
- digital
- signal
- analog
- representative
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04R—LOUDSPEAKERS, MICROPHONES, GRAMOPHONE PICK-UPS OR LIKE ACOUSTIC ELECTROMECHANICAL TRANSDUCERS; ELECTRIC HEARING AIDS; PUBLIC ADDRESS SYSTEMS
- H04R3/00—Circuits for transducers
- H04R3/02—Circuits for transducers for preventing acoustic reaction, i.e. acoustic oscillatory feedback
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04R—LOUDSPEAKERS, MICROPHONES, GRAMOPHONE PICK-UPS OR LIKE ACOUSTIC ELECTROMECHANICAL TRANSDUCERS; ELECTRIC HEARING AIDS; PUBLIC ADDRESS SYSTEMS
- H04R3/00—Circuits for transducers
- H04R3/002—Damping circuit arrangements for transducers, e.g. motional feedback circuits
Definitions
- TITLE Device for generating a control signal for an electrical system
- the present invention relates to a device for generating a control signal of an electrical system.
- the present invention also relates to an audio system comprising such a device.
- the present invention also relates to an associated method.
- Passivity describes the fact that a system cannot spontaneously create energy but only store and / or dissipate it.
- a network of resistors, diodes, coils or capacitors (linear or not) connected to a loudspeaker will modify the mechanical and acoustic behavior of the loudspeaker but without generating sustained oscillations (Larsen effect) or instabilities. . Passivity ensures this robustness.
- the servos are likely to be implemented in a real-time digital form, that is to say by means of on-board systems comprising analog-to-digital converters, electrical signal generators and a digital hardware calculator (in French "computer hardware”).
- the computation of the slaving signal is then rendered after a latency time, equivalent to a delay, which is here denoted T.
- T a delay
- Such a delay is inherent in any slaving carried out by digital hardware systems (microprocessor, DSP, microcontroller, etc. FPGA) due to the time taken by the calculation.
- the present description relates to a device for generating a control signal for an electrical system, the generation device comprising: - an input for an input signal from the electrical system, the input signal being an analog signal representative of a voltage, respectively of a current,
- control signal being an analog signal representative of a current, respectively of a voltage, the control signal having a first component and a second component,
- an analog block connected to the input and to the output of the generation device, the analog block comprising an electrical circuit comprising a passive analog component having a first passive characteristic impedance, a voltage measurement component, respectively current, and a current generator, respectively voltage generator,
- the passive analog component of the electrical circuit being configured to generate the first component of the control signal and the generator of the electrical circuit being configured to generate the second component of the control signal control, the electrical circuit being configured to sum the first and the second generated component in order to obtain the control signal
- the analog-to-digital converter being configured to convert into digital a measurement of the input signal made by the measurement component of the analog block to obtain a converted input signal
- the controllable component of the digital block being configured to generate a digital output signal based on the converted input signal and a model of a digital controller connected to a passive component digital having a second passive characteristic impedance, the value of the second impedance ance characteristic being chosen as a function of the value of the first characteristic impedance
- the digital-to-analog converter being configured to convert the digital output signal to analog to obtain a control of the generator, the second component of the control signal generated by the generator being function of the command obtained from the digital block.
- each of the analog passive component and the digital passive component is a resistor
- the second characteristic impedance is greater than or equal to the first characteristic impedance
- the second characteristic impedance is less than or equal to the first characteristic impedance
- the measurement component is a voltage measurement component and the generator is a current generator, the passive analog component being connected in parallel of the input and the output and in parallel of the generator and the measuring component, and
- the measurement component is a current measurement component and the generator is a voltage generator, the passive analog component being connected in series with the generator and the measuring component between the input and the output;
- the modeling is a modeling of the digital controller connected in series with the digital passive component
- the modeling is a modeling of the digital controller connected in parallel with the digital passive component
- controllable component is configured for:
- controllable component 70 is chosen from the list consisting of: a microprocessor, a digital signal processor, a microcontroller and a network of programmable doors.
- the subject of the invention is also an audio system, such as a loudspeaker, comprising a device as described above.
- the subject of the invention is also a method for generating a control signal for an electrical system from a generation device as described above, the method comprising:
- the input signal being an analog signal representative of a voltage, respectively a current
- Figure 1 a schematic representation of a direct connection between a physical system S and a digital controller Sc,
- FIG 2 a schematic representation of a connection of the physical system S of Figure 1 to the digital controller Sc via a passive transmission line introducing a delay (T / 2 on the way and T / 2 on the return ),
- Figure 3 a schematic representation of a connection of a physical system S to a delayed passive controller formed of a hardware analog block and a hardware digital block,
- Figure 4 a schematic representation of the analog block of Figure 3 in the case of an admittance type controller
- Figure 5 a schematic representation of the analog block of Figure 3 in the case of an impedance type controller
- Figure 6 a schematic representation of a Scr system comprising a Sc controller connected to a passive analog component in the case of an admittance type controller,
- Figure 7 a schematic representation of a Scr system comprising a Sc controller connected to a passive analog component in the case of an impedance type controller, and
- Figure 8 a schematic representation of a process implemented by the components of the digital block of Figure 3.
- FIG. 1 illustrates the state of the art.
- a physical system S to be electrically controlled is connected directly to a discrete-time passive digital controller Sc via a real-time hardware digital computer 20 and analog-to-digital 22 and digital-to-analog converters 24.
- a delay T in the signal returned to the system S deteriorates the passivity property.
- the principle of the invention consists in artificially encapsulating the delay T, intrinsic to the hardware computer, in a virtual passive electrical transmission line 30 shown in FIG. 2.
- a transmission line introduces a delay of T / 2 on the outward journey and. of T / 2 on return.
- the principle behind the artificial encapsulation of the delay T in a transmission line is summarized in what follows.
- the system S (respectively Sc) has (at least) one electrical port characterized by a voltage Vs and a current Is (respectively voltage Vsc and current Isc). Let's virtually connect these two systems on either side of the transmission line.
- the round trip wave variables associated with S and Sc are denoted Ws + / _ and Wsc + / _ , respectively.
- Vs, Vsc voltages
- Is, Isc currents
- Vs (t) Wsc + (tT / 2) + r ls (t). (2)
- the delay T / 2 between Ws + and Wsc- can be propagated between Wsc + and Ws _ , in order to consider equally a delay T between Wsc + and Ws (and no delay between Ws + and Wsc).
- the principle of the invention consists of:
- This configuration makes it possible to integrate the intrinsic delay in the hardware computer in a passive form.
- FIG. 3 illustrates a device 40 for generating a control signal for an electrical system S.
- electrical system is meant an electrically controlled system.
- the generation device 40 is an admittance type or an impedance type system.
- An admittance type system is a system capable of receiving a voltage and returning a current.
- An impedance type system is a system capable of receiving a current and returning a voltage.
- the generation device 40 includes an input 42, an output 44, an analog block 46, an analog-to-digital converter 48, a digital block 50, and a digital-to-analog converter 52.
- the input 42 is suitable for receiving an input signal Vc, le from the electrical system S.
- the input signal Vc, le is an analog signal representative of a voltage Vc when the generation device 40 is of type. admittance and representative of a current Ie when the generation device 40 is of the impedance type.
- the output 44 is suitable for sending a control signal Is, Vs to the electrical system S.
- the control signal Is, Vs is an analog signal representative of a current Is when the generation device 40 is of admittance type and representative of a voltage Vs when the generation device 40 is of the impedance type.
- Analog block 46 is connected to input 42 and output 44 of generation device 40.
- the analog block 46 comprises a hardware electrical circuit 60 comprising a passive analog component 62, a component 64 for measuring the input signal Vc, the and a generator 66.
- the measurement component 64 is a voltage measuring component, such as a voltmeter
- generator 66 is a current generator.
- the passive analog component 62 is connected in parallel between the input 42 and the output 44 and in parallel between the generator 66 and the measurement component 64.
- the measurement component 64 is a current measurement component, such as an ammeter
- the generator 66 is a voltage generator.
- the passive analog component 62 is connected in series with the generator 66 and with the measurement component 64 between the input 42 and the output 44.
- the passive analog component 62 is a dissipative component such as a resistor.
- the analog passive component 62 is a capacitor or a coil.
- the electrical circuit 60 is configured to generate the control signal Is, Vs of the electrical system S resulting from the sum of a first component and a second component both generated by components of the electrical circuit 60.
- the passive analog component 62 of the electric circuit 60 is configured to generate the first component of the control signal Is, Vs, resulting from the passage of the input signal Vc, le into the passive analog component 62.
- the first component is a current 11.
- the first component is a voltage T 1.
- the generator 66 of the electric circuit 60 is configured to generate the second component of the control signal Is, Vs as a function of a command received by the generator 66.
- the command is generated by the digital block 50, as will be described below. of the description.
- the generator 66 is thus controlled by the digital block 50 and generates the second component according to the command received from the digital block 50.
- the second component is a current I2.
- the second component is a T2 voltage.
- the analog-to-digital converter 48 is connected between the output of analog block 46 and the input of digital block 50.
- the analog-to-digital converter 48 is configured to convert into digital a measurement of the input signal Vc, the performed by the measurement component 64 of the analog block 46 to obtain a converted input signal SE C readable by the digital block 50.
- the digital block 50 comprises at least one digitally controllable component 70.
- the controllable component 70 is a physical element. More precisely, the controllable component 70 is a computer.
- the digitally controllable component 70 is a microprocessor, a DSP (from the English “Digital Signal Processor” translated into French as “digital signal processor”), a microcontroller or an FPGA (from the English “ field-programmable tincte array ”translated into French as“ network of programmable doors ”).
- the controllable component 70 is configured to generate a digital output signal S sn um (corresponding to the digital control of the generator 66 of the electric circuit 60) as a function of the converted input signal SE C and a model Scr of a digital controller Sc connected to a digital passive component having a second characteristic impedance.
- each of the analog passive component 62 and the digital passive component is a resistor.
- the value of the second characteristic impedance is chosen as a function of the value of the first characteristic impedance.
- the second characteristic impedance is greater than or equal to the first characteristic impedance.
- the second characteristic impedance is less than or equal to the first characteristic impedance.
- the transmission line is conservative if the first and the second characteristic impedance are equal.
- the first characteristic impedance is known with precision, which prevents strict equality.
- the first characteristic impedance is denoted R and the second characteristic impedance is denoted r.
- the power dissipated by the virtual line is given by (1 / R-1 / r) * S sn um 2 > 0 where S sn um is the digital output signal.
- r £ R and the power dissipated by the virtual line is given by (Rr) * s-num 2> - n U.
- the digital controller Sc is a discrete time dynamic system, linear or not, intended for controlling the electrical system S.
- This digital controller Sc is of the admittance type (voltage input v (n) and current output i (n)) or impedance (current input i (n) and voltage output v (n)).
- the Scr modeling of the digital controller Sc connected to the digital passive component corresponds to the addition of a feedback loop to the controller Sc. This modeling relates the new pair "voltage w (n) and current j (n)".
- the digital passive component is an impedance resistor r and the generation device 40 is of the admittance type.
- the modeling Scr is a modeling of the digital controller Sc connected in series with the digital passive component of impedance r.
- Pr (n) r. i (n) 2 .
- the digital passive component is an impedance resistor r and the generation device 40 is of the impedance type.
- the modeling Scr is a modeling of the digital controller Sc connected in parallel with the digital passive component of impedance r.
- Pr (n) v (n) 2 / r.
- the digital controller Sc is described by the following equations. These equations are given in the case of a digital controller of input admittance type v (n) and output i (n). Such a controller is represented by:
- the passivity of the discrete time system is guaranteed by:
- equations (e.1) and (e.2) can be found in the literature (see for example the article by Itoh, T., & Abe, K. (1988). Hamiltonian- discrete conserving canonical equations based on variational difference quotients. Journal of Computational Physics, 76 (1), 85-102; or the article by Falaize, A., & Hélie, T. (2016). Passive guaranteed simulation of analog audio circuits: A port-Hamiltonian approach, Applied Sciences, 6 (10), 273).
- the same solver can be used to simulate Sc and Scr. Indeed, to go from Sc to Scr, it suffices to substitute M by M * , which have the same property (positive symmetric matrix).
- controllable component 70 is configured to implement a method comprising, for example, the steps illustrated in the flowchart of FIG. 8.
- the method comprises a step 100 of converting the converted input signal SE C coming from the analog-digital converter 48 into a first intermediate signal S mti as a function of the second characteristic impedance and representative of a power wave. More precisely, the first signal intermediate S m u represents the power wave of the virtual transmission line, that is to say the wave transmitted from the physical system S to the digital controller Sc by the virtual transmission line of characteristic impedance r.
- the first intermediate signal Smu is obtained by multiplying the converted input signal SE C with and by subtracting d ' a fourth intermediate signal S t 4 obtained at the previous instant. Obtaining the fourth intermediate signal S t 4 at the present time is described in the remainder of the description.
- the first intermediate signal Smu is obtained by multiplying the converted input signal SE C with V2r and by adding d 'a fourth intermediate signal S mt 4 obtained at the previous instant. Obtaining the fourth intermediate signal S t 4 at the present time is described in the remainder of the description.
- the method comprises a step 110 of converting the first intermediate signal S m u into a second intermediate signal S mt 2 as a function of the second characteristic impedance and representative of a voltage or a current to be applied to the controller Sc.
- the second intermediate signal S t 2 is obtained by multiplying the first intermediate signal Smu with V2r.
- the second intermediate signal S t 2 is obtained by multiplying the first intermediate signal Smu
- the method comprises a step 120 of calculating a third intermediate signal S t 3 as a function of the second intermediate signal S mt 2 and of the modeling Scr.
- the third intermediate signal S mt 3 is therefore obtained by simulation of the digital system Scr which reproduces the original passive system Sc interfaced to the characteristic impedance transmission line r. This step thus makes it possible to obtain the current or voltage value at the output of the assembly formed from the controller Sc connected to the digital passive component.
- the generation device 40 is of admittance type
- the third intermediate signal S t 3 is representative of a current.
- the third intermediate signal S mt 3 is representative of a voltage.
- the method comprises a step 130 of converting the third intermediate signal S mt 3 into a fourth intermediate signal S mt 4 as a function of the second characteristic impedance r and representative of a power wave.
- the fourth intermediate signal S, nt 4 is obtained by multiplying the third intermediate signal Smt3 with V2r and by adding the first intermediate signal Smti.
- the fourth intermediate signal S, nt 4 is obtained by multiplying the third intermediate signal Smt3 with and by subtracting the first intermediate signal Smti.
- the method comprises a step 140 of converting the fourth intermediate signal S t4 into the digital output signal S sn um of the controllable component 70 as a function of the second characteristic impedance.
- the digital output signal S sn um is obtained by multiplying the third intermediate signal
- the digital output signal S sn um is obtained by multiplying the third intermediate signal Smt3 with (-V2r).
- Digital-to-analog converter 52 is connected between the input of analog block 46 and the output of digital block 50.
- analog-to-digital converter 48 and the digital-to-analog converter 52 are synchronized to a common clock signal.
- the digital-to-analog converter 52 is configured to convert the digital output signal S sn um to analog to obtain a command analog of generator 66 inducing the generation of the second component of the control signal Is, Vs by generator 66.
- the generation device 40 receives an input signal Vc, the from the electrical system S.
- the passive analog component 62 of the electrical circuit 60 generates the first component of the control signal Is, Vs as a function of the input signal Vc, le.
- the generator 66 of the electrical circuit 60 generates the second component of the control signal Is, Vs according to a command received from the digital block 50.
- the first component and the second component generated are summed at the output of the electric circuit 60 to form the control signal Is, Vs.
- Control of generator 66 is obtained by the following steps.
- a measurement of the input signal Vc, le is converted to digital by the analog-to-digital converter 48 to obtain a converted input signal SE C -
- the controllable component 70 of the digital block 50 then generates a digital output signal S sn um corresponding to the digital control of the generator 66.
- the digital output signal S sn um is converted into analog by the digital-to-analog converter 52, which makes it possible to obtain the analog command of the generator 66. Depending on the command received, the generator 66 generates the second component of the signal. Command Is, Vs.
- the generation device 40 was designed to passively control an electrically controlled system S. In particular, it preserves the passivity of the connection in the presence of a delay between a continuous time system to be controlled and a discrete time controller.
- continuous time / discrete time means that the results of the state of the art do not apply because they concern either only the continuous domain or only the digital domain.
- the generation device 40 makes it possible to create a passive virtual transmission line “Half-physical, half-digital”.
- the generation device 40 also takes into account the difficulty of marrying the characteristic impedance of the transmission line in its physical hardware form R and its digital clone r by distinguishing them artificially in the development of the process.
- the generation 40 device is intended in particular to be used for slaving audio systems, such as loudspeakers, in particular loudspeakers corrected for HIFI, sound absorbers for studios and concert halls, augmented musical instruments or again for the physical reconstruction of the linear or non-linear impedance load of virtual instruments.
- the generation device 40 is adaptable to any actuated physical system, such as vibration absorbers and acoustic absorbers for aeronautics and transport, vibrating surface controllers (acoustic diffusion without loudspeaker) or stabilizers for mechatronic systems.
- actuated physical system such as vibration absorbers and acoustic absorbers for aeronautics and transport, vibrating surface controllers (acoustic diffusion without loudspeaker) or stabilizers for mechatronic systems.
- actuated physical system such as vibration absorbers and acoustic absorbers for aeronautics and transport, vibrating surface controllers (acoustic diffusion without loudspeaker) or stabilizers for mechatronic systems.
- actuated physical system such as vibration absorbers and acoustic absorbers for aeronautics and transport, vibrating surface controllers (acoustic diffusion without loudspeaker) or stabilizers for mechatronic systems.
- the invention is not limited to the examples described in the description.
Landscapes
- Health & Medical Sciences (AREA)
- General Health & Medical Sciences (AREA)
- Otolaryngology (AREA)
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Acoustics & Sound (AREA)
- Signal Processing (AREA)
- Networks Using Active Elements (AREA)
- Circuit For Audible Band Transducer (AREA)
- Arrangements For Transmission Of Measured Signals (AREA)
- Dc-Dc Converters (AREA)
- Feedback Control In General (AREA)
Abstract
Description
Claims
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR1913122A FR3103567B1 (fr) | 2019-11-22 | 2019-11-22 | Dispositif de génération d’un signal de commande d’un système électrique |
| PCT/EP2020/082758 WO2021099509A1 (fr) | 2019-11-22 | 2020-11-19 | Dispositif de génération d'un signal de commande d'un système électrique |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| EP4062651A1 true EP4062651A1 (fr) | 2022-09-28 |
| EP4062651B1 EP4062651B1 (fr) | 2023-10-04 |
| EP4062651C0 EP4062651C0 (fr) | 2023-10-04 |
Family
ID=70154495
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| EP20807422.9A Active EP4062651B1 (fr) | 2019-11-22 | 2020-11-19 | Dispositif de génération d'un signal de commande d'un système électrique |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US11956605B2 (fr) |
| EP (1) | EP4062651B1 (fr) |
| JP (1) | JP7634010B2 (fr) |
| CA (1) | CA3158451A1 (fr) |
| FR (1) | FR3103567B1 (fr) |
| WO (1) | WO2021099509A1 (fr) |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2011019209A (ja) | 2009-06-12 | 2011-01-27 | Sony Corp | 信号処理装置、信号処理方法 |
| US9173020B2 (en) * | 2012-03-27 | 2015-10-27 | Htc Corporation | Control method of sound producing, sound producing apparatus, and portable apparatus |
| CN103945306A (zh) * | 2014-01-24 | 2014-07-23 | 立锜科技股份有限公司 | 扬声器的磁力强度参数的侦测装置及方法 |
| CN108781340B (zh) | 2016-03-25 | 2020-10-02 | 雅马哈株式会社 | 扬声器动作确认装置及方法 |
| WO2018116861A1 (fr) | 2016-12-22 | 2018-06-28 | ソニー株式会社 | Dispositif, procédé et programme de traitement de son |
| JP2019161368A (ja) | 2018-03-09 | 2019-09-19 | ヤマハ株式会社 | 駆動制御装置及び駆動制御方法 |
-
2019
- 2019-11-22 FR FR1913122A patent/FR3103567B1/fr active Active
-
2020
- 2020-11-19 EP EP20807422.9A patent/EP4062651B1/fr active Active
- 2020-11-19 CA CA3158451A patent/CA3158451A1/fr active Pending
- 2020-11-19 JP JP2022529347A patent/JP7634010B2/ja active Active
- 2020-11-19 WO PCT/EP2020/082758 patent/WO2021099509A1/fr not_active Ceased
- 2020-11-19 US US17/778,637 patent/US11956605B2/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| JP2023502428A (ja) | 2023-01-24 |
| JP7634010B2 (ja) | 2025-02-20 |
| FR3103567B1 (fr) | 2022-12-23 |
| FR3103567A1 (fr) | 2021-05-28 |
| EP4062651B1 (fr) | 2023-10-04 |
| WO2021099509A1 (fr) | 2021-05-27 |
| CA3158451A1 (fr) | 2021-05-27 |
| EP4062651C0 (fr) | 2023-10-04 |
| US11956605B2 (en) | 2024-04-09 |
| US20220408186A1 (en) | 2022-12-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CA2940980C (fr) | Dispositif de commande d'un haut-parleur | |
| EP2717599B1 (fr) | Procédé de traitement d'un signal audio avec modélisation de la réponse globale du haut-parleur électrodynamique | |
| FR2749397A1 (fr) | Procede et dispositif de mesure de l'etat de charge d'un accumulateur | |
| CN104283565A (zh) | 包括开关电容桥的电路和方法 | |
| EP0187081A1 (fr) | Procédé et chaîne de traitement du signal analogique de sortie d'un capteur | |
| EP2710704A2 (fr) | Système et procédé d'estimation de l'instant de fin de charge d'une batterie | |
| EP0038259B1 (fr) | Procédé d'identification de phases en défaut dans un réseau de distribution électrique | |
| US20210349693A1 (en) | Product-sum operation device, logical calculation device, neuromorphic device, and multiply-accumulate method | |
| EP4062651B1 (fr) | Dispositif de génération d'un signal de commande d'un système électrique | |
| FR3002805A1 (fr) | Procede de traitement d'un ensemble de donnees destinees a etre utilisees ulterieurement en vue de la generation graphique d'un schema electrique d'un systeme electrique | |
| FR2973517A1 (fr) | Dispositif d'estimation de variable(s) d'etat d'une cellule d'une batterie multicellulaire, en fonction au moins du courant qui la traverse | |
| CN109738732B (zh) | 一种信号边沿故障注入方法及装置 | |
| FR3159058A1 (fr) | Procédé de commande d’un redresseur, dispositif de commande, chargeur et véhicule associés | |
| FR3115176A1 (fr) | Dispositif de traitement d’un signal analogique, systeme audio et porte sonorisee de vehicule associes | |
| US12474410B2 (en) | State estimation method, state estimation apparatus, state estimation system, and non-transitory storage medium | |
| FR2958444A1 (fr) | Actionneur electromagnetique comportant des moyens de controle de position et procede utilisant un tel actionneur | |
| EP3547490B1 (fr) | Dispositif et procédé de charge d'une batterie électrique | |
| EP3491731A1 (fr) | Procédé de contrôle d'un convertisseur modulaire multi-niveaux | |
| Yu et al. | Real-time traffic data management for dynamic vehicle navigation system | |
| FR2596596A1 (fr) | Procede et dispositif de transmission d'informations entre deux circuits electroniques | |
| FR2889314A1 (fr) | Procede et systeme d'estimation de l'etat de charge de moyens de stockage d'energie electrique | |
| FR3072516B1 (fr) | Dispositif de charge d'une batterie d'accumulation electrique | |
| EP4224708A1 (fr) | Amplificateur audio | |
| WO2020089534A1 (fr) | Véhicule électrique équipé d'un générateur acoustique | |
| FR3047815A1 (fr) | Dispositif de commande d'un courant dans une charge de caracteristique courant-tension inconnue |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: UNKNOWN |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE |
|
| PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE |
|
| 17P | Request for examination filed |
Effective date: 20220520 |
|
| AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
| DAV | Request for validation of the european patent (deleted) | ||
| DAX | Request for extension of the european patent (deleted) | ||
| GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: GRANT OF PATENT IS INTENDED |
|
| INTG | Intention to grant announced |
Effective date: 20230710 |
|
| RAP3 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: SORBONNE UNIVERSITE Owner name: INSTITUT DE RECHERCHE ET DE COORDINATION ACOUSTIQUE / MUSIQUE Owner name: CENTRE NATIONAL DE LA RECHERCHE SCIENTIFIQUE |
|
| GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
| GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE PATENT HAS BEEN GRANTED |
|
| AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
| REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D Free format text: NOT ENGLISH |
|
| REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP |
|
| REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D Free format text: LANGUAGE OF EP DOCUMENT: FRENCH |
|
| REG | Reference to a national code |
Ref country code: DE Ref legal event code: R096 Ref document number: 602020018772 Country of ref document: DE |
|
| U01 | Request for unitary effect filed |
Effective date: 20231018 |
|
| U07 | Unitary effect registered |
Designated state(s): AT BE BG DE DK EE FI FR IT LT LU LV MT NL PT SE SI Effective date: 20231027 |
|
| U20 | Renewal fee for the european patent with unitary effect paid |
Year of fee payment: 4 Effective date: 20231127 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20240105 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20240204 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: ES Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20231004 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20240204 Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20240105 Ref country code: ES Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20231004 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: RS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20231004 Ref country code: PL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20231004 Ref country code: NO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20240104 Ref country code: HR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20231004 |
|
| REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
| REG | Reference to a national code |
Ref country code: DE Ref legal event code: R097 Ref document number: 602020018772 Country of ref document: DE |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20231130 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CZ Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20231004 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20231004 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SM Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20231004 Ref country code: SK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20231004 Ref country code: RO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20231004 Ref country code: CZ Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20231004 Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20231130 |
|
| PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MC Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20231004 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MC Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20231004 |
|
| 26N | No opposition filed |
Effective date: 20240705 |
|
| REG | Reference to a national code |
Ref country code: IE Ref legal event code: MM4A |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20231119 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20231119 |
|
| U20 | Renewal fee for the european patent with unitary effect paid |
Year of fee payment: 5 Effective date: 20241128 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CY Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO Effective date: 20201119 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: HU Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO Effective date: 20201119 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: TR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20231004 |
|
| U20 | Renewal fee for the european patent with unitary effect paid |
Year of fee payment: 6 Effective date: 20251127 |
|
| PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20251126 Year of fee payment: 6 |