EP3427417B1 - Techniques d'étalonnage pour un réseau d'antennes - Google Patents

Techniques d'étalonnage pour un réseau d'antennes Download PDF

Info

Publication number
EP3427417B1
EP3427417B1 EP17762635.5A EP17762635A EP3427417B1 EP 3427417 B1 EP3427417 B1 EP 3427417B1 EP 17762635 A EP17762635 A EP 17762635A EP 3427417 B1 EP3427417 B1 EP 3427417B1
Authority
EP
European Patent Office
Prior art keywords
antenna
calibration
array
digital
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
EP17762635.5A
Other languages
German (de)
English (en)
Other versions
EP3427417A1 (fr
EP3427417A4 (fr
Inventor
Doron Rainish
Avraham Freedman
Dotan GOBERMAN
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Satixfy UK Ltd
Original Assignee
Satixfy UK Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Satixfy UK Ltd filed Critical Satixfy UK Ltd
Publication of EP3427417A1 publication Critical patent/EP3427417A1/fr
Publication of EP3427417A4 publication Critical patent/EP3427417A4/fr
Application granted granted Critical
Publication of EP3427417B1 publication Critical patent/EP3427417B1/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B17/00—Monitoring; Testing
    • H04B17/10—Monitoring; Testing of transmitters
    • H04B17/11—Monitoring; Testing of transmitters for calibration
    • H04B17/12—Monitoring; Testing of transmitters for calibration of transmit antennas, e.g. of the amplitude or phase
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01Q—ANTENNAS, i.e. RADIO AERIALS
    • H01Q3/00—Arrangements for changing or varying the orientation or the shape of the directional pattern of the waves radiated from an antenna or antenna system
    • H01Q3/26—Arrangements for changing or varying the orientation or the shape of the directional pattern of the waves radiated from an antenna or antenna system varying the relative phase or relative amplitude of energisation between two or more active radiating elements; varying the distribution of energy across a radiating aperture
    • H01Q3/267—Phased-array testing or checking devices
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B17/00—Monitoring; Testing
    • H04B17/10—Monitoring; Testing of transmitters
    • H04B17/11—Monitoring; Testing of transmitters for calibration
    • H04B17/14—Monitoring; Testing of transmitters for calibration of the whole transmission and reception path, e.g. self-test loop-back
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B17/00—Monitoring; Testing
    • H04B17/20—Monitoring; Testing of receivers
    • H04B17/21—Monitoring; Testing of receivers for calibration; for correcting measurements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B17/00—Monitoring; Testing
    • H04B17/20—Monitoring; Testing of receivers
    • H04B17/26—Monitoring; Testing of receivers using historical data, averaging values or statistics
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B7/00—Radio transmission systems, i.e. using radiation field
    • H04B7/02—Diversity systems; Multi-antenna system, i.e. transmission or reception using multiple antennas
    • H04B7/04—Diversity systems; Multi-antenna system, i.e. transmission or reception using multiple antennas using two or more spaced independent antennas
    • H04B7/0413—MIMO systems
    • H04B7/0417—Feedback systems
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B7/00—Radio transmission systems, i.e. using radiation field
    • H04B7/02—Diversity systems; Multi-antenna system, i.e. transmission or reception using multiple antennas
    • H04B7/04—Diversity systems; Multi-antenna system, i.e. transmission or reception using multiple antennas using two or more spaced independent antennas
    • H04B7/06—Diversity systems; Multi-antenna system, i.e. transmission or reception using multiple antennas using two or more spaced independent antennas at the transmitting station
    • H04B7/0613—Diversity systems; Multi-antenna system, i.e. transmission or reception using multiple antennas using two or more spaced independent antennas at the transmitting station using simultaneous transmission
    • H04B7/0615—Diversity systems; Multi-antenna system, i.e. transmission or reception using multiple antennas using two or more spaced independent antennas at the transmitting station using simultaneous transmission of weighted versions of same signal
    • H04B7/0617—Diversity systems; Multi-antenna system, i.e. transmission or reception using multiple antennas using two or more spaced independent antennas at the transmitting station using simultaneous transmission of weighted versions of same signal for beam forming
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B17/00—Monitoring; Testing
    • H04B17/0082—Monitoring; Testing using service channels; using auxiliary channels
    • H04B17/0085—Monitoring; Testing using service channels; using auxiliary channels using test signal generators

Definitions

  • the present invention is generally in the field of array antennas, and particularly relates to the calibration of such antennas.
  • a phased array antenna (PAA, also termed directive/electrically steerable antenna) is an array/matrix of antenna elements in which the relative phases or delays of the respective signals feeding the antennas are set in such a way that the effective radiation pattern of the array is reinforced in a desired direction and, at the same time, it is suppressed in undesired directions.
  • the phase relationships among the antenna elements of the PAA may be fixed, or may be adjustable.
  • RF (analog) signals are delivered to/from the antenna elements through phase shift or time-delay devices configured to affect the desired radiation beam direction.
  • the angles of a directive beam can be instantly set in real time by electronically changing the phase shift of the RF signal of each antenna element.
  • Better control over the radiation patterns can be achieved by simultaneously changing both amplitude and phase of the RF signals of each antenna element, also known as beamforming, used for achieving more general patterns of the formed beam, suppress side lobes, and to create radiation pattern nulls in certain directions.
  • PAA calibration is typically achieved by tight tolerance design with factory determined calibration tables, radiative calibration utilizing internal and external radiating sources, and non-radiative dynamic calibration.
  • US Patent No. 6,346,910 describes an automatic array calibration apparatus which is capable of periodically calibrating beamforming offsets using internally generated calibration and test signals.
  • the apparatus preferably includes a calibration signal generating unit which generates a continuous wave calibration signal which is input into a receiving channel as the input signal. I/Q signals are obtained from reception data channels which have been provided with the calibration signal.
  • the apparatus also includes a loop back operation in which test signals are injected in transmission data channels, and are prepared for transmission at a transmission unit. The transmission signal is looped back to the receiving unit and I/Q signals are obtained from reception data channels supplied with the transmission signals.
  • PAA calibration techniques that can be conducted in real time and onsite without interrupting, or postponing, data communication scheduled for the PAA.
  • the conventional calibration techniques used nowadays require the use of internal and/or external radiation sources and/or expensive equipment for achieving tight tolerance design goals.
  • the present application provides PAA calibration techniques utilizing off-line signatures generated in sterile environment (laboratory conditions), and on-line signatures generated onsite during normal operation of the PAA.
  • the signatures are a set of recorded signal measurements performed off line and on line and characterize the antenna.
  • specially designed digital beamforming hardware is used to enable the calibration process to be conducted in the digital domain, and to embed the calibration process into operational modes of the PAA during regular use thereof. This is achieved by storing the digitized off-line signatures in the memory of the system, and conducting the on-line calibration by interleaving in the transmission stream generated during regular operation of the PAA a set of known symbols to be transmitted from each antenna element at a time. The received signatures are processed and compared to the previously recorded off-line signatures, and the calibration data is adjusted whenever needed based on the comparison results.
  • an embedded calibration (compensation and/or correction) process is carried out in a digital beamforming (DBF) circuitry of an array that comprises a plurality of communication modules and a plurality of antennas.
  • a communication module may comprise at least one beam forming unit (e.g., on a chip) and at least one separated RF conversion unit (e.g. , on a chip). The process can comprise the following steps:
  • the process comprises a step of correcting impairments in the digital domain (e.g ., which are impossible to correct in the analog domain), for example, mutual coupling, non-uniform frequency response, and the like.
  • impairments in the digital domain e.g ., which are impossible to correct in the analog domain
  • mutual coupling e.g., mutual coupling
  • non-uniform frequency response e.g., mutual coupling
  • the process comprises a step of correcting impairments in the digital domain (e.g ., which are impossible to correct in the analog domain), for example, mutual coupling, non-uniform frequency response, and the like.
  • One broad aspect of the present application relates to a method for carrying out embedded calibration, and/or compensation and/or correction in a digital beamforming (DBF) circuitry of an array that comprises a plurality of communication modules and a plurality of antennas.
  • the method comprise carrying out an off-line calibration process including carrying out measurements for each element of the array as well as near-field or far-field measurements of the array radiation pattern at different frequencies and scan angles, determining a signature that characterizes the array, carrying out an on-line calibration including transmitted from one single element at a time a set of known symbols transmitted in accordance with the operational bandwidth rate and being interleaved with a transmission stream, comparing the received waveform with the determined off-line signature, and based on the comparison results estimating at least one of the following parameters associated with the array: phase, gain, delay, frequency response and mutual coupling variations.
  • the estimated parameters can be then used for correcting impairments in the digital domain.
  • the corrected impairments comprise at least one of mutual coupling and non-uniform frequency response.
  • the on-line calibration can be based on analysing the signals received at the receive elements in response to calibration signals transmitted by the transmit elements, or on a feedback conveyed from the output of power amplifier(s) (PA) to the receiving chain at the same element and using a regular transmit signal to carry out the on-line calibration procedure.
  • PA power amplifier
  • the on-line calibration comprises transmitting a signal from one element and receiving signals from all other elements of the antenna array, thereby contributing to relative calibration of the gain phase and time delay of the receiving chains.
  • the on-line calibration can comprise calibrating gain phase and time delay of the transmitting chain, by randomly choosing a transmitting element and comparing the results to other transmitting elements.
  • signal path refers to the path in which signal passes in the system between one or more antenna elements of the PAA and a signal source or destiny device (modulator or demodulator).
  • the calibration data generated in embodiments disclosed herein is utilized to manipulate data streams passing through such paths in order to correct and/or compensate distortions induced by analog and/or digital components/devices through which the signal passes along the path.
  • signature used herein to refer to a set of signals measurements by one or more antenna elements of a PAA responsive to the transmission of calibration sequence(s) from one or more other antenna elements of the PAA, or from one or more external radiation sources.
  • One inventive aspect of the subject disclosed herein pertains to a PAA communication system comprising an array of antenna elements, at least one digital beamforming circuitry associated with at least one of the antenna elements, and a control unit configured and operable to generate calibration data based on on-line signature received in one or more of the antenna elements during operation of the system, and to modify parameters of one or more elements in the at least one digital beamforming circuitry based on the calibration data to compensate flaws induced in the system due to artifacts in analog or digital portions of the system.
  • the system comprises at least one memory device for storing off-line signature received in one or more of the antenna elements of the system under idealized operational conditions.
  • the control unit can be thus configured to compare the on-line signature with at least some portion of the off-line signature stored in the memory device and generate the calibration data based on the comparison results.
  • the off-line signature are generated responsive to transmission of one or more predetermined signals from at least one of the antenna elements under the idealized operational conditions (e.g. , factory/laboratory sterile condition), and wherein the control unit is configured and operable to cause transmission of the one or more predetermined signals from the at least one of the antenna elements during the system operation and record the on-line signature received in one or more of the other antenna elements of the array responsive thereto.
  • the on-line signatures are received responsive to signals interleaved in a transmission stream of the antenna array during operation of the system without causing interruptions or delays therein.
  • the at least one digital beamforming circuitry, the control unit, and the at least one memory device are implemented in some embodiments in a single integrated circuit configured to transmit a data stream in a form of one or more transmission beams generated via the antenna array.
  • the integrated circuit can comprise at least one analog signal path configured to intermediate between the at least one digital beamforming circuitry and at least one of the antenna elements.
  • a radio frequency front end unit may be used to connect between one or more analog signal paths of the integrated circuit and the at least one of the antenna elements.
  • the radio frequency front end unit comprises at least one signal transmit path, at least one signal receive path, and at least one oscillator.
  • the at least one signal transmit path can use a summation unit to sum together analog signals outputted by the one or more analog signal paths of the integrated circuit, a frequency mixer for shifting the signal outputted by the summation unit to a frequency from the oscillator, and at least one amplifier for amplifying the signal outputted by the frequency mixer.
  • the at least one signal receive path comprises in some embodiments at least one amplifier for amplifying signals received from at least one of the antenna elements, a frequency mixer for shifting the signal outputted by the at least one amplifier to a frequency of the oscillator, and a signal splitting network for delivering the signal outputted by the frequency mixer to one or more of the analog signal paths.
  • the at least one digital beamforming circuitry comprises a true time delay unit configured to affect a delay to the data stream in the digital domain.
  • the delay affected by the true time delay unit is for causing a phase shift in respective analog signals generated by the system from the data stream.
  • the delay affected by the true time delay unit is at least partially based on the calibration data.
  • the at least one digital beamforming circuitry comprises in some embodiments at least one of the following units: a digital predistorter configured to adjust the data steam to compensate for nonlinearity in amplification stages of the system based at least partially on the calibration data; a pre-equalizer configured to adjust the data stream to correct non-flat frequency response of an analog channel associated with the digital beamforming circuitry based at least partially on the calibration data; and/or an I/Q compensator configured to adjust the data stream to correct I/Q distortions based at least partially on the calibration data.
  • a digital predistorter configured to adjust the data steam to compensate for nonlinearity in amplification stages of the system based at least partially on the calibration data
  • a pre-equalizer configured to adjust the data stream to correct non-flat frequency response of an analog channel associated with the digital beamforming circuitry based at least partially on the calibration data
  • an I/Q compensator configured to adjust the data stream to correct I/Q distortions based at least partially on the calibration data.
  • the control unit is configured in some embodiments to modify the parameters of one or more of the elements of the at least one digital beamforming circuitry based on the calibration data to compensate at least one of mutual coupling between the antenna element and non-uniform frequency response of the antenna elements.
  • the method comprises obtaining radiation patterns by at least one antenna element of the antenna array under idealized operational conditions responsive to a calibration sequence transmitted by at least one other antenna element of the antenna array under the idealized operational conditions, obtaining radiation patterns by the at least one antenna element in an operational state of the array responsive to transmission of the calibration sequence by the at least one other antenna element, comparing the radiation patterns obtained under the idealized conditions and in the operational state, and generating calibration data to calibrate the communication based thereon.
  • the transmission of the calibration sequence is interleaved in a transmission stream transmitted in the operational state via the antenna array during regular operation thereof.
  • a digital beamforming process can be used to manipulate stream of data to be communicated via the antenna array.
  • the method can accordingly comprise using the generated calibration data to adjust the data stream by the digital beamforming process in order to correct errors induced in signals communicated via the antenna array.
  • the digital beamforming process comprises a true time delay process configured to affect a delay to the data stream in the digital domain at least partially based on the calibration data for causing a delay in respective analog signals communicated via the antenna array.
  • the digital beamforming process can comprise at least one of the following processes: a complex gain process configured to affect a gain and phase shift to the data stream in the digital domain as for causing a gain and phase shift in respective analog signals communicated via the antenna array; a digital predistorter process configured to adjust the data steam based at least partially on the calibration data in order to compensate for nonlinearity in amplification stages used by the antenna array; a pre-equalizing process configured to adjust the data stream based at least partially on the calibration data to correct non-flat frequency response of at least one analog channel associated with the antenna array; and/or an I/Q compensation process configured to adjust the data stream based at least partially on the calibration data in order to correct I/Q distortions of signals communicated via the antenna array.
  • a complex gain process configured to affect a gain and phase shift to the data stream in the digital domain as for causing a gain and phase shift in respective analog signals communicated via the antenna array
  • a digital predistorter process configured to adjust the data steam based at least partially on the
  • the method can comprise storing the radiation patterns obtained under the idealized operational conditions in a memory device, periodically or intermittently transmitting the calibration sequence in operational states of the array, and generating the corresponding calibration data to calibrate the communication in a self-calibration manner.
  • a non-transitory machine readable medium for storing instructions executable by a processor for carrying out the method described hereinabove and at least one of the steps/features associated with it.
  • Yet another inventive aspect of the subject matter disclosed herein pertains to a communication system configured to communicate data streams by one or more beams via an antenna array.
  • the system is configured for self-calibrating communication paths thereof and comprises: a control unit configured and operable to interleave in the communicated streams a calibration sequence for transmission by one antenna element of the antenna array and obtain a radiation pattern responsively received in at least one other antenna element of the array, compare the obtained radiation pattern to one or more off-line radiation patterns similarly obtained by the system during a calibration process, and generate calibration data based on the comparison; and a digital beamforming unit configured to use the calibration data in manipulations applied to the data streams in the digital domain for forming the one or more beams and correcting distortions caused by the communication paths of the system.
  • the control unit is configured in some embodiments to interleave the calibration sequence in the communicated streams without causing interruptions or delays therein.
  • the digital beamforming unit comprises at least one of the following units: a complex gain multiplier configured to affect the relative phase shift and gain of the data stream, in the digital domain at least partially based on the calibration data; a true time delay unit configured to affect a delay to the data stream in the digital domain at least partially based on the calibration data; a digital predistorter configured to adjust the data steam to compensate for nonlinearity in amplification stages of the system based at least partially on the calibration data; a pre-equalizer configured to adjust the data stream to correct non-flat frequency response of an analog channel associated with the digital beamforming circuitry based at least partially on the calibration data; and/or an I/Q compensator configured to adjust the data stream to correct I/Q distortions based at least partially on the calibration data.
  • the present application relates to digital calibration techniques for phased array antennas (PAAs) configured for adjusting receive and/or transmit path parameters of the antenna elements during it normal operation, without interrupting or postponing scheduled data communications thereof.
  • PAAs phased array antennas
  • Possible applications of the calibration techniques disclosed herein employ a highly integrated circuit (IC)/chip configured to manipulate and shape the signal patterns communicated via the PAA, and characterized by an extremely small size, low power consumption and low cost.
  • a PAA digital beamforming chip (10 in Fig. 2 ) constructed in accordance with embodiments disclosed herein allows its integration within a PAA 21, as demonstrated in Fig. 1 .
  • the PAA 21 comprises a square array of antenna elements A i (where 1 ⁇ i ⁇ M is a positive integer) arranged side-by-side to form matrix shape rows and columns.
  • the PAA 21 comprises four antenna matrices, where each array matrix is a 4 ⁇ 4 matrix of 16 antenna elements A i .
  • the PAA is electrically connected to a circuit board 21c comprising the PAA digital beamforming chip (10), 16 radio frequency chips (not shown), and circuitries for operating the PAA.
  • a PAA having a 256 (16 ⁇ 16) antenna elements array can be similarly constructed from four of the 8 ⁇ 8 PAA 21 units, each having its respective digital beamforming chip (10), radio frequency chips and circuitries for operating the PAA.
  • the antenna elements A i can be arranged in other array forms, which are not necessarily of square/rectangular shape or planar.
  • the antenna elements A i of the PAA 21 can be arranged to from a round matrix.
  • the antenna elements A i of the PAA 21 can be deployed over a non-flat surface and comprised of antenna elements randomly located in space.
  • Fig. 2 schematically illustrates general structure of the digital beamforming chip 10 according to some possible embodiments.
  • the chip 10 comprises a transmitter 31 having a number N (e.g., 16) of transmit (TX) chains, each comprising a transmitter beamforming module 31t configured to manipulate the digital data steam 31i received from the baseband modem/modulator 9t.
  • the digital data input 31i to each of the TX chains can be generated by a serial digital interface (e.g., JEDEC JESD204B) configured to feed a common digital data steam to the beamforming modules 31t in each of the transmit chains.
  • the output generated by each beamforming module 31t is a baseband ( I/Q ) analogue signal.
  • the chip further comprises a receiver 32 having a number N (e.g., 16) of receive (RX) chains, each comprising a receiver beamforming module 32r configured to manipulate a baseband ( I/Q ) analogue signal egressing from the antenna elements of the PAA 21.
  • the digital outputs of the receiver beamforming modules 32r of all of the receive (RX) chains are summed together by the summation unit 32s and outputted via a serial digital interface 32i (e.g., JEDEC JESD204B) to a baseband demodulator 9r.
  • a serial digital interface 32i e.g., JEDEC JESD204B
  • Fig. 3 shows a possible structure of the transmit (TX) chains of the transmitter array 31 of the beamforming chip 10, demonstrating the principle of operation and high level architecture of the antenna system for which the beamforming is designed for, according to some possible embodiments.
  • the transmit array 31 comprises N transmitter beamforming modules 31t, each comprising a digital domain portion 10a (also referred to as digital baseband beamforming channel), and an analog domain portion 10b .
  • each transmitter beamforming module 31t receives the data stream 31i generated by the baseband modulator 9 encoding waveform signals to be transmitted by the PAA 21.
  • the data stream 31i is multiplied in the multiplier 12 by a complex gain 9c, stored in the register 11, which contains predefined gain and phase values.
  • digital true-time-delay (TTD) 13 is applied according to the transmission direction required from the PAA 21.
  • TTD 13 the data stream is passed through the digital equalizer 14 configured to compensate the channel fading over the analog transmission path towards the respective antenna element A i .
  • the data stream can optionally undergo an I/Q (in-phase/quadrature) imbalance correction step (not shown).
  • I/Q DAC I/Q digital-to-analog converter
  • on-line calibration of the PAA system is carried out in the digital domain 10a of the chip in the TTD 13 and/or in the equalizer 13, in the complex gain factor 12 and in the I/Q correction stage (not shown).
  • the beamforming chip 10, and/or the PAA 21 may comprise in possible embodiments a self-calibration circuitry (not shown).
  • the analog signal from the I/Q-DAC 15 is passed through the low pass filter (LPF) 16, and thereafter optionally pre-amplified by the Amp 18, and converted by the up-converter (U/C) 19 using the local oscillator frequency received from the synthesizer 22.
  • the up-converted signal is then amplified by the power amplifier (PA) 20 and transmitted via the respective antenna element A i .
  • the frequency conversion is carried out in stages, for example, by converting the analog baseband signal into an intermediate frequency (IF), and thereafter converting the analog IF signal into the actual radio-frequency (RF) of the communication transmission.
  • the structure of the receiver (32 in Fig. 2 ) is very similar to the transmitter array 31, albeit reverse signals' directions.
  • Fig. 4 schematically illustrates the inner structure of a TX beamforming module 31t in the digital domain portion ( 10a ), according to possible embodiments.
  • the input data stream 31i to the beamforming is a stream of I (in-phase) and Q (quadrature) digitized samples of the modulated baseband signal.
  • the received data stream 31i first undergo gain and phase correction suitable for a selected central frequency, by the basic multiplier 12 and the complex gain 9c.
  • the interpolator 42 is used to increase the sampling rate of the data stream, which is then passed through the TTD circuit 13 comprising the shift register 43 and the re-sampler unit 44.
  • the shift register 43 is used to apply delays that are integer multiplications of the sampling time, and the re-sampler 44 is used to apply delays that are smaller than sampling rate.
  • a Farrow re-sampler is used to apply the delays that are smaller than the sampling time, but other suitable re-sampling technique may be used instead.
  • a digital pre-distortion unit 45 is used here to compensate for nonlinearity of the amplifier(s) in the analog domain ( 10b ), by amplifying, attenuating or adjusting the phase of each of the I/Q samples by a complex factor derived from the original amplitude of the samples via a lookup table (LUT).
  • each I/Q sample received in the predistorter 45 is stored in a delay unit 45d configured to input the I/Q sample to the multiplier 45m after a corresponding correction factor is derived by the LUT 45t based on an amplitude of the I/Q sample, as derived by the amplitude determining unit 45p.
  • the I/Q sample stored in the delay unit 45d is then modified by the multiplier 45m based on the corresponding correction factor outputted by the LUT 45t.
  • the amplitude determining unit 45p can be configured to determine the amplitude of a sample based on quadratic values of the in-phase ( I 2 ) and quadrature ( Q 2 ) components of each sample.
  • an on-line amplification calibration data C1 is used to adjust the values recorded in the LUT 45t to compensate for amplification distortions detected during regular use of the system, and which were not considered/present during the initial (off-line) calibration of the system.
  • the values of the LUT 45t are typically determined for each beamforming chip system based on off-line calibration values obtained during the system manufacture under sterile laboratory conditions.
  • the values recorded in the LUT 45t may become inaccurate to some degree over time as the system is being used in the field under varying environmental conditions.
  • the online calibration technique disclosed herein is used to detect deviations from the original amplification curves of the system and generate corresponding amplification calibration data C1 , as may be needed, to correct the deviations from the original amplification curves.
  • a pre-equalizer unit 46 is then used to correct/adjust non-flat frequency response of the channel in the analog domain ( 10b ).
  • the pre-equalizer unit 46 is configured to compensate for the non-flat channel frequency response as detected during the original off-line calibration of the system during the system manufacture, and thus may not be able to compensate the channel frequency response deviations that typically occur over time during continuous use of the system under varying environmental conditions.
  • a channel calibration factor C2 is used in some embodiments to adjust the pre-equalizer unit 46 according to online calibration data generated by the system during its use.
  • an I/Q mismatch and DC compensation stage 47 is applied to resolve I/Q imbalances.
  • I/Q calibration factor C3 is received and used in the I/Q mismatch and DC compensation stage 47 to compensate for any I/Q distortions that may be detected in the online calibration process.
  • the sampling rate of the samples is matched to the rate of the DAC 15 by means of another interpolation stage 48. Thereafter, the digital to analogue converter 15 converts the signal samples to the analogue domain.
  • samples of a single signal at intermediate frequency (IF), converted previously digitally by the modulator (9) can also be applied.
  • the I/Q mismatch unit 47 is not required and can be omitted, and the complex gain (9c) would be implemented as a variable gain plus a phase shifting element.
  • I/Q Input/Q implementation requires two paths with a given sample rate, while the intermediate frequency (IF) implementation would require a single path albeit with at least double the sample rate.
  • Fig. 5 schematically illustrates the inner structure of a RX beamforming module 32r in the digital domain portion ( 10a ), according to possible embodiments.
  • the analog signals 5a egressing from an RF chain connected to an antenna element A i is sampled, (after amplification and down-conversion in the RF front end) by the analog-to-digital converter (ADC) 51, and the sample signals then undergo an I/Q mismatch correction and DC compensation in unit 52 to resolve I/Q imbalances.
  • a decimator 53 can then be used in order to reduce the sampling rate of the incoming signal.
  • the signals samples are then passed through the true time delay circuitry 59 comprised of the shift register 54 and the Farrow resampler 55.
  • a decimation stage 56 may be then used to further reduce the sampling rate.
  • the signal samples are then subject to gain and phase correction suitable for a selected central frequency, by the multiplier 57 and the complex gain 5c (a complex gain and an equalizer, similar to the one presented in the TX beamforming).
  • An alternative IF implementation is also possible.
  • the I-Q mismatch correction and DC compensation unit 52 is configured to receive and use an on-line calibration factor R1 for correcting I/Q distortions identified in the on-line calibration process.
  • the true time delay circuitry 59 is configured in some embodiments to receive and use an on-line calibration factor R2 for adjusting the delay applied over the signal samples to compensate any phase shift that may be introduced by the receiver amplifying stage (not shown) and detected by the online calibration process.
  • the equalizer 58 is adapted to receive and use a calibration factor R3 for compensating for deviation of the receiver channel frequency response detected by online calibration process.
  • the receive path calibration factors C1, C2 and C3, and transmit path calibration factors R1, R2 and R3, comprise factory (off-line) calibration factors and online calibration factors determined during the continous operational use of the system.
  • the beamforming chip 10 is connected to a radio frequency (RF) Front end (RFE) comprising a transmit RFE 33 and a receive RFE 34, as illustrated in Fig. 6 .
  • the transmit RFE 33 comprises a plurality of transmit channels, each comprising a summation unit 33s for summing I/Q signals outputted by the transmitter 31 of the beamforming chip 31, a frequency mixer 33m configured to shift the frequency of the summed signals to a carrier frequency generated by the local oscillator (LO) 35, and a power amplifier (PA) 33t for transmitting the signals produced by the frequency mixer 33m via a respective antenna element(s).
  • LO local oscillator
  • PA power amplifier
  • the receive RFE 34 comprises a plurality of receive channels, each comprising a low noise amplifier (LNA) 34r for amplifying signals received via a respective antenna element(s) and a frequency mixer for shifting the frequency of the received signals to a frequency (e.g., IF) generated by the LO 35, where the frequency shifted signal generated by the mixer 34m is split into a plurality of analog I/Q signals fed to the receiver 32 of the beamforming chip 10.
  • LNA low noise amplifier
  • the chip set may also be connected and chained, to enable its use in multibeam operation and/or in larger arrays.
  • the separation referred to is not necessarily a physical separation, but rather a conceptual one.
  • the elements of the RFE may be implemented as part of the beamforming chip 10 on a single die.
  • the components of the beamforming chip 10 may be implemented on a different die.
  • the RFE comprises a plurality of TX paths and a plurality of RX paths (e.g., 16), as depicted in the example of Fig 6 .
  • a TX path may comprise in some embodiments two reconstruction Low Pass Filters (LPFs), a direct up converter from I-Q (or IF) to the required frequency band, a Variable Gain Amplifier (VGA), and a Power Amplifier (PA). Possibly, certain RF filtering might also be required.
  • LPFs Low Pass Filters
  • VGA Variable Gain Amplifier
  • PA Power Amplifier
  • a RX path may comprise in some embodiments a Low Noise Amplifier (LNA), a VGA, direct down converters from the desired frequency to I-Q (or IF), two anti-aliasing filters that are preferably used before a signal sampler, to restrict the bandwidth of a signal.
  • LNA Low Noise Amplifier
  • VGA Low Noise Amplifier
  • I-Q or IF
  • LO Low Noise Amplifier
  • PLLs Phase Locked Loops
  • a RX/TX switch (not shown in this figure) is used for each of the RX/TX pairs (e.g., 16) depending on whether that RX/TX pair is currently in a transmitting mode or in a receiving mode.
  • a scalable system that comprises baseband digital beamforming chips (BF chips) and separated RF conversion chips (RFE chips), essentially connected via a simple baseband analogue interface.
  • BF chips baseband digital beamforming chips
  • RFE chips separated RF conversion chips
  • the size of the array may be enlarged by using a required number of the RFE building blocks. If a larger number of beams is to be supported, BF chips can be added to provide the necessary signal processing for each of the beams.
  • the connection between the building blocks is simple and can be easily extended as necessary, for example, and without being limiting, the connection between the blocks can be either achieved by simple analog connection between the block, or it may be achieved via the serial digital data bus. On top of that, there are no constraints in the design of any of the building blocks themselves as a function of the actual array size or the number of beams.
  • the digital compensation circuitry included in the embodiment make it possible to correct for various impairments and errors inherently present in a construction of such arrays, as is known to those skilled in the art. This capability makes it possible to alleviate the requirements and hence the cost of the array itself.
  • a typical example is the case of cable and connection path lengths to the antenna elements within an array, which in traditional design need to be equal to each other with a very small tolerance, whereas such difference can be compensated digitally using the true-time delay circuitry described hereinabove.
  • Fig. 7 exemplifies possible connections that are used to form a four beam, 64 antenna element array, using the beamforming chips BF (10), each supporting a single beam and 16 antenna elements, and RF chips, each supporting 16 antenna elements as well.
  • 16 beamforming BF chips are deployed in this configuration that requires four RF front end RFE chips.
  • the modulated digital signal is formed by the baseband modulators BB1, BB2, BB3 and BB4.
  • each output is chained (via SerDes, e.g., JEDEC JESD204B) to four beamforming chips.
  • the outputs of the beamforming BF chips that belong to a given group of 16 elements are summed by a RF front end chip to drive the antenna elements.
  • the summation in this example is an analog summation performed in the baseband.
  • digital summation within the BF chips, which are daisy chained to each other is also possible.
  • the antenna outputs of each group of antenna elements are distributed among all the BF chips that support the elements that belong to that group, where each of these elements is configured to provide the relevant digital output resulting from the proper summation of the elements outputs.
  • the outputs of the BF chips belonging to the same beam are chained to each other and summed to form the beam baseband chip input.
  • the distribution can be made in either the analog domain or in the digital domain
  • the beamforming chip 10 used in embodiments of the present application is typically calibrated in the sterile/laboratory conditions to compensate for nonlinearity of the amplification stages, and the imperfections of the analog receive and transmit paths.
  • the operation of various elements of the system is effected due to the changing environmental conditions, continuous wear of system elements, and physical displacements of the antenna and channel elements in the system.
  • such sources might be element manufacturing tolerance and misalignment, mutual coupling among elements that might result in different radiation patterns for central and edge elements, gain and phase variations of the power amplifiers among elements and over frequency and input signal level, phase variations of LO between elements, I/Q DC-offset, phase and gain mismatch between channels, connections mismatches as well as different path lengths and non-linear characteristics of the power amplifiers.
  • quantization might also be a source for errors.
  • at least some of the above parameters might vary as a function of temperature, manufacturing variances and operation conditions.
  • the solution in some possible embodiments distinguishes between off-line calibration procedures and on-line calibration procedures.
  • the off-line calibration procedures include calibrations that are performed during manufacturing and validation phase
  • the on-line calibration refers to array monitoring procedures which are applied during the array deployment phase by determining one or more array radiation patterns (also referred to herein as signatures) during operational use of the system, and comparing to array radiation patterns recorded in the off-line calibration stage under similar conditions.
  • the array radiation patterns can be determined by the element radiation pattern, as well as by the input signal gain, delay and phase, for each element at each frequency.
  • the off-line calibration procedures include specific measurements that are carried out for each antenna element and near-field or far-field measurements of the array pattern at different frequencies and scan angles. A calibrated array should then undergo a "signature" recording that will be used in the on-line stage.
  • each element is checked at least for the following:
  • results of these off-line measurements may be provided in a form of a calibration table for each scanning angle, which would include gain, phase and group delay correction for each one of the elements.
  • the array should then be tested within an antenna range using the per-element calibration table derived in the previous stage. Tests should be made for all required scan angles, operational frequency range and operation temperatures.
  • the calibration tables and internal components are preferably adjusted at this stage.
  • the system After conducting the off-line calibration procedures the system practically becomes operational, and after it is installed for normal use it can be calibrated from time to time, or periodically, by carrying the on-line calibration procedure and comparing the obtained array radiation patterns to the off-line array radiation patterns recorded in the system.
  • the main objects of the on-line calibration procedures are to confirm that all of the antenna elements are correctly operating and to modify the calibration table when required, according to the varying operational conditions.
  • the on-line calibration is based on analysing the signals received at the receive elements in response to calibration signals transmitted by the transmit elements.
  • a single receive (or transmit) element located in front of or at the antenna array plane may be used.
  • the location of the calibration receiver should be fixed and calibrated during the off-line calibration stage.
  • Other option of calibration may include using a feedback conveyed from the output of the PA (by directional coupler or some other means) to the receiving chain at the same element, and using the regular transmit signal to carry out a calibration routine, which enables calibrating the PA as it transmit high power.
  • Transmitting from one antenna element of the PAA and receiving from all the other elements of the PAA contributes to relative calibration of the gain phase, time delay, and frequency response of the receiving chains.
  • the transmitting chain gain phase and time delay may be calibrated. The location of the transmitting element needs to be considered.
  • the on-line calibration comprises interleaving a calibration waveform during operation of the system with the transmission stream conducted by the PAA system.
  • the calibration waveform is transmitted from one single antenna element at a time, comprising a set of known symbols that are transmitted in accordance with the operational bandwidth rate of the system.
  • the waveform received by all other antenna elements of the PAA is then compared to a "signature" waveform, recorded during the off-line calibration stage. Based on the comparison results phase, gain, delay, frequency response and mutual coupling variations can are estimated, corresponding compensating on-line calibration data is generated and entered into the calibration table of the system.
  • the signal to noise ratio (SNR) in the reception is expected to be sufficiently high to guarantee that the measured parameters are accurately determined and effectively limited by the quantization noise.
  • SNR signal to noise ratio
  • a complete on-line calibration cycle of a PAA comprising 256 antenna elements is completed within 128ms, assuming a super-frame of 0.5ms (for 1Gsps transmission). It is assumed that variations of the parameters are affected by temperature variations, however, the latter are assumed to be at a much lower rate.
  • Fig. 8A shows a flowchart 80 schematically illustrating system calibration according to some possible embodiments.
  • step S1 basic off-line calibration is carried out in factory/laboratory conditions to compensate for gain and phase distortions induced by the various elements of the system.
  • step S2 radiation signatures are generated for each and every antenna element of the PAA, and recorded in system memory.
  • a radiation signature is generated for each antenna element A i of the PAA by transmitting therefrom a predefined sequence of symbols while in the factory/laboratory conditions, and recording the radiation waveforms received in each of the other antenna elements A j (where 1 ⁇ j ⁇ M and j ⁇ i is a positive integer) of the PAA responsive to the transmission of the predefined sequence of symbols.
  • the off-line signatures can be generated for various different transmission frequencies e.g., defined within a nominal frequency range of the system.
  • step S3 an antenna element A i of the PAA is selected, and in step S4 the predetermined symbol sequence is transmitted from the selected antenna element A i , at the same frequency (or at least one of the frequencies) used for generating the off-line signatures in step S2.
  • the radiation waveforms received in all other antenna elements A j (where 1 ⁇ j ⁇ M and j ⁇ i is a positive integer) responsive to the transmission of the predetermined symbol sequence are then determined as a respective on-line signature S' i of the antenna element A i .
  • the transmission of the predetermined symbol sequence from the selected antenna element A i is interleaved in the transmission stream generated by the system during regular operation of the PAA system.
  • step S4-S5 the determined on-line signature S' i is compared (e.g., by cross-correlation) with the respective off-line signature S i . If it is determined in step S6 the on-line and off-line signatures are substantially different, in step S7 the identified differences are analysed and respective on-line calibration data is generated for rectifying any deficiencies evolving in the elements in the transmit path of the selected antenna element A i , and/or in the receive path of one or more (or all) of the other antenna elements A j . Step S8 determines if further on-line calibration signatures are needed for any of the other antenna elements of the PAA.
  • step S8 If it is determined in step S8 that additional on-line signatures are needed, the control is passed back to step S3 for selecting a new different antenna element for the transmission of the predetermined symbol sequence and testing its off-line and online signatures. Otherwise, if it is determined in step S8 that there is no need for additional on-line signatures, in step S9 the calibration data generated is used in the digital beamforming stages of the chip 10 to apply impairments and corrections to any deficiencies evolving in the receive and/or transmit paths of the system.
  • the on-line calibration data comprises one or more of the following parameters: gain, phase, delay, equalizer taps value, DC offset and I/Q mismatch and digital pre-distortion of the amplifiers.
  • the on-line calibration data can be stored in a memory of the system and applied to the array system for different operation conditions.
  • Various calibration means can be used in the digital domain of the chip design to affect correction of a large variety of impairments, such as, but not limited to, a digital pre-distortion unit, a pre-equalizer unit, an I/Q mismatch correction and a DC compensation unit.
  • calibration values can be programmed to enable carrying out corrections for such errors that will occur in the chain, in addition to the basic gain, phase and delay values used by the system.
  • Fig. 8B is a block diagram of a PAA system 89 according to some possible embodiments.
  • the PAA system 89 comprises an array 21 of antenna elements A i electrically coupled to the beamforming chip 10' configured to transmit or receive the data stream 9d in a form of one or more beams via the antenna array 21.
  • the beamforming chip 10' comprises a digital beamforming unit 87 comprising a plurality of the digital beamforming units 31t/32r (shown in Fig. 2 ), a control unit 82, and a memory unit 83.
  • the control unit 82 is configured and operable to provide calibration data 82c to the digital beamforming unit 87, receive radiation waveforms data 82w from the digital beamforming unit 87, and optionally operate the digital beamforming unit 87.
  • the memory unit 83 comprises off-line radiation waveforms data 83o , calibration data 83d, and in some embodiments also the sequence of calibration symbols 83s used to generate on-line radiation waveforms 82w and the off-line radiation waveforms 83o .
  • the control unit 82 is configured and operable to operate the beamforming unit 87 to transmit the calibration sequence 83d via one or more of the antenna elements A i , and receive from the beamforming unit 87 corresponding radiation patterns 82w generate in response to the transmission of the calibration sequence 83d, compare the received radiation patterns 82w to one or more of the off-line radiation patterns 83o , and generate corresponding calibration data 82c based on the comparison results and provide the same to the digital beamforming unit 87 for on-line calibrating various elements thereof.
  • the control unit 82 is configured to interleave the transmission of the calibration sequence 83d in the transmission stream generated during regular operational use of the system 89, without causing any interruptions or delays therein.
  • control unit 82 comprises one or more processing units 82p, a comparator module 82r configured to compare the on-line radiation waveforms 82w received from the digital beamforming unit 87 with the off-line radiation waveforms 83o stored in the memory 83 (e.g., by cross-correlation), and a calibration data generation module 82g configured to analyze the comparison results from the comparator module 82r and generate new calibration data 82c based thereon.
  • the calibration data generation module 82g can be further configured to provide the new calibration data 82c to the digital beamforming unit 87 for adjusting operation of its digital components and/or to update the calibration data records 83d stored in the memory device 83.
  • the beam forming chip 10/10' is configured to carry out beam forming/steering in the digital domain (TTD) for a 16 elements' flat antenna (4 ⁇ 4), which can be provided as a small antenna module incorporating the chip 10/10' described hereinabove.
  • TTD digital domain
  • Such embodiments can be used for various different implementations, such as, but not limited to, machine to machine (M2M) (i.e., direct) communication between devices and internet of things (IoT), as described hereinbelow.
  • M2M machine to machine
  • IoT internet of things
  • IoT Internet of Things
  • the PAA described above being of low cost and of low power consumption can be used as an antenna for IoT terminals that would make it possible for them to find, acquire and track the designated satellite automatically. This in turn provides the terminal with self-installation and tracking capabilities, which highly reduces installation costs. It also enables operating mobile applications.
  • FIG. 9 An example for such terminals, is illustrated in Fig. 9 , presenting a terminal 81 connected to water meter 82 and another terminal 83 connected and to a gas meter 84, where both terminals are in communication with a satellite (not shown).
  • FIG. 10 demonstrates small airborne platforms carrying communication payloads with PAA, where a set of airborne platforms are presented, including Low Earth Orbit (LEO) satellites, High Altitude Long Endurance (HALE) solar aircraft, Unmanned Airborne Vehicle (UAV) and drones. Additionally very small satellites ( i.e., "nano-satellites"), which are typically launched to heights between 100 and 1000 km, may also be considered as suitable candidates for this application.
  • Figs. 11 and 12 demonstrate a schematic view of such a satellite, wherein Fig. 11 demonstrates an example of a full satellite (having 40 ⁇ 10 ⁇ 10 cm dimensions), and Fig. 12 illustrates its communication module in an operating state.
  • Each of these platforms may be configured to carry a communication payload, serving a large area on the ground.
  • the PAA described above can be scaled according to the required constraints of the platforms in terms of link budget, array physical size, and weight and power consumption. Using a PAA on the payload enables one or more of the following capabilities:
  • embodiments disclosed herein may be realized as computer executable code created using a structured programming language (e.g., C), an object oriented programming language such as C++, or any other high-level or low-level programming language (including assembly languages, hardware description languages, and database programming languages and technologies) that may be stored, compiled or interpreted to run on one of the above devices, as well as heterogeneous combinations of processors, processor architectures, or combinations of different hardware and software.
  • a structured programming language e.g., C
  • object oriented programming language such as C++
  • any other high-level or low-level programming language including assembly languages, hardware description languages, and database programming languages and technologies
  • the processing may be distributed across a number of computerized devices, which may be functionally integrated into a dedicated standalone PAA system. All such permutations and combinations are intended to fall within the scope of the present disclosure.
  • features of the PAA system are implemented primarily in hardware using, for example, hardware components such as application specific integrated circuits (ASICs) and/or field-programmable gated arrays (FPGAs).
  • ASICs application specific integrated circuits
  • FPGAs field-programmable gated arrays
  • Implementation of the hardware state machine so as to perform the functions described herein will be apparent to persons skilled in the relevant art(s).
  • features of the PAA system can be implemented using a combination of both hardware and software.
  • the software which implements aspects of the PAA system can be stored on a media.
  • the media can be magnetic such as diskette, tape or fixed disk, or optical such as a CD-ROM.
  • the software can be supplied via the Internet or some type of private data network.
  • the present application provides techniques for calibrating a PAA system using calibration data generated onsite during on-line operation of the system in one or more digital beamforming stages of the system. While particular embodiments of the invention have been described, it will be understood, however, that the invention is not limited thereto, since modifications may be made by those skilled in the art, particularly in light of the foregoing teachings. As will be appreciated by the skilled person, the invention can be carried out in a great variety of ways, employing more than one technique from those described above, all without exceeding the scope of the claims.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • Probability & Statistics with Applications (AREA)
  • Radio Transmission System (AREA)
  • Variable-Direction Aerials And Aerial Arrays (AREA)

Claims (14)

  1. Système de communication d'antenne réseau à commande de phase (PAA) (21) comprenant :
    un réseau d'éléments d'antenne (A i ) ;
    au moins un montage de circuits de mise en forme de faisceau numérique (31t/32r) associé à au moins l'un desdits éléments d'antenne (A i ) ;
    une mémoire (83) ; et
    une unité de commande (82) configurée et exploitable de manière à :
    enregistrer une signature en ligne d'au moins un élément d'antenne dudit réseau ; ladite signature en ligne étant indicative de signaux reçus par un ou plusieurs autres éléments d'antenne (A i ) dudit réseau, en réponse à la transmission d'un ou plusieurs signaux prédéterminés à partir dudit au moins un élément d'antenne pendant le fonctionnement du système ;
    comparer (82r) ladite signature en ligne dudit au moins un élément d'antenne à au moins une partie donnée d'une signature hors ligne respective dudit au moins un élément d'antenne, qui est stockée dans ladite mémoire (83) ; dans laquelle ladite signature hors ligne est indicative de signaux reçus par ledit un ou lesdits plusieurs autres éléments d'antenne (A i ) tandis que le système est dans des conditions opérationnelles idéalisées, en réponse à la transmission dudit un ou desdits plusieurs signaux prédéterminés à partir dudit au moins un élément d'antenne (A i ) dudit réseau (21) et à la réception des signaux transmis par ledit un ou lesdits plusieurs autres éléments d'antenne dudit réseau (21) ;
    générer des données d'étalonnage (83d) sur la base de la comparaison entre lesdites signatures en ligne et hors ligne ; et
    modifier des paramètres d'un ou plusieurs éléments dans ledit au moins un montage de circuits de mise en forme de faisceau numérique (31t/32r) sur la base desdites données d'étalonnage (83d) en vue de compenser des défauts induits dans le système en raison d'artefacts dans des parties analogiques ou numériques du système.
  2. Système selon la revendication 1, dans lequel l'unité de commande (82) est configurée et exploitable de manière à mettre en œuvre au moins l'une des étapes ci-dessous consistant à :
    occasionner la transmission dudit un ou desdits plusieurs signaux prédéterminés à partir dudit au moins un des éléments d'antenne (A i ) pendant le fonctionnement du système, et enregistrer la signature en ligne reçue dans un ou plusieurs des autres éléments d'antenne du réseau (21) en réponse à cela ; et
    modifier les paramètres d'un ou plusieurs des éléments d'antenne (A i ) dudit au moins un montage de circuits de mise en forme de faisceau numérique (31t/32r) sur la base des données d'étalonnage (83d), en vue de compenser au moins l'un parmi un couplage mutuel entre les éléments d'antenne (A i ) et une réponse en fréquence non uniforme desdits éléments d'antenne (A i ).
  3. Système selon l'une quelconque des revendications précédentes, dans lequel la signature en ligne répond à des signaux entrelacés dans un flux de transmission du réseau d'antennes (21) pendant le fonctionnement du système sans occasionner d'interruptions ou de retards dans celui-ci.
  4. Système selon l'une quelconque des revendications précédentes, dans lequel ledit au moins un montage de circuits de mise en forme de faisceau numérique (31t/32r), l'unité de commande (82) et la mémoire (83), sont mis en œuvre dans un unique circuit intégré (10) configuré de manière à transmettre un flux de données sous la forme d'un ou plusieurs faisceaux de transmission générés par l'intermédiaire du réseau d'antennes (21).
  5. Système selon la revendication 4, dans lequel le circuit intégré comprend au moins un chemin de signal analogique configuré de manière à servir d'intermédiaire entre ledit au moins un montage de circuits de mise en forme de faisceau numérique (31t/32r) et ledit au moins un élément d'antenne (A i ) .
  6. Système selon la revendication 5, comprenant une unité frontale radiofréquence, RFE, se connectant entre un ou plusieurs chemins de signaux analogiques du circuit intégré (10) et ledit au moins un élément d'antenne (A i ), et comprenant au moins un chemin de transmission de signal, au moins un chemin de réception de signal, et au moins un oscillateur (35).
  7. Système selon la revendication 6, dans lequel ledit au moins un chemin de transmission de signal comprend une unité de sommation (33s) destinée à sommer des signaux analogiques fournis en sortie par ledit un ou lesdits plusieurs chemins de signaux analogiques du circuit intégré (10), un mélangeur de fréquence (33m) destiné à décaler le signal fourni en sortie par ladite unité de sommation (33s) vers une fréquence provenant de l'oscillateur (35), et au moins un amplificateur (33t) destiné à amplifier le signal fourni en sortie par ledit mélangeur de fréquence (33m).
  8. Système selon la revendication 6 ou 7, dans lequel ledit au moins un chemin de réception de signal comprend au moins un amplificateur (34r) destiné à amplifier des signaux reçus en provenance d'au moins l'un des éléments d'antenne (A i ), un mélangeur de fréquence (34m) destiné à décaler le signal fourni en sortie par ledit au moins un amplificateur (34r), vers une fréquence provenant de l'oscillateur (35), et un réseau de séparation de signal destiné à délivrer le signal fourni en sortie par le mélangeur de fréquence (34m) à un ou plusieurs des chemins de signaux analogiques.
  9. Système selon l'une quelconque des revendications précédentes, dans lequel ledit au moins un montage de circuits de mise en forme de faisceau numérique (31t/32r) comprend au moins l'un des éléments suivants :
    une unité à retard temporel réel (13) configurée de manière à affecter un retard au flux de données dans le domaine numérique ;
    un module de précorrection numérique (45) configuré de manière à ajuster le flux de données afin de compenser une non-linéarité dans les étages d'amplification du système, sur la base, au moins en partie, des données d'étalonnage (83d) ;
    un pré-égaliseur (46) configuré de manière à ajuster le flux de données afin de corriger une réponse en fréquence non plate d'un canal analogique associé audit montage de circuits de mise en forme de faisceau numérique (31t/32r) sur la base, au moins en partie, des données d'étalonnage (83d) ; et
    un compensateur l/Q (47) configuré de manière à ajuster le flux de données afin de corriger des distorsions l/Q sur la base, au moins en partie, des données d'étalonnage (83d).
  10. Procédé d'étalonnage d'une communication mise en œuvre par un réseau d'antennes (21), le procédé comprenant les étapes ci-dessous consistant à :
    générer une signature hors ligne sur la base de signaux reçus par un ou plusieurs éléments d'antenne (A i ) dudit réseau d'antennes (21) dans des conditions opérationnelles idéalisées, en réponse à une séquence d'étalonnage transmise par au moins un autre élément d'antenne dudit réseau d'antennes (21) dans lesdites conditions opérationnelles idéalisées ;
    stocker ladite signature hors ligne dans une mémoire (83);
    enregistrer une signature en ligne sur la base de signaux reçus par ledit un ou lesdits plusieurs éléments d'antenne (A i ), respectivement, pendant un état opérationnel du réseau d'antennes (21), en réponse à la transmission de ladite séquence d'étalonnage par ledit au moins un autre élément d'antenne du réseau d'antennes (21) tandis qu'il est dans ledit état opérationnel ;
    comparer la signature hors ligne obtenue dans lesdites conditions opérationnelles idéalisées et la signature en ligne respective obtenue dans ledit état opérationnel ; et
    générer des données d'étalonnage (83d) sur la base de la comparaison entre lesdites signatures hors ligne et en ligne en vue d'étalonner ladite communication ; et
    utiliser les données d'étalonnage générées dans des étages de mise en forme de faisceau numérique.
  11. Procédé selon la revendication 10, comprenant l'étape consistant à entrelacer la transmission de la séquence d'étalonnage dans l'état opérationnel dans un flux de transmission communiqué par l'intermédiaire du réseau d'antennes (21) au cours du fonctionnement régulier de celui-ci.
  12. Procédé selon l'une quelconque des revendications 10 et 11 comprenant l'étape consistant à utiliser un processus de mise en forme de faisceau numérique (31t/32r) pour manipuler un flux de données à communiquer par l'intermédiaire du réseau d'antennes (21), et à utiliser les données d'étalonnage générées (83d) pour ajuster ledit flux de données afin de corriger des erreurs induites dans des signaux communiqués par l'intermédiaire dudit réseau d'antennes (21).
  13. Procédé selon la revendication 12, dans lequel le processus de mise en forme de faisceau numérique comprend au moins l'un des processus ci-dessous :
    un processus de retard temporel réel (13) configuré de manière à affecter un retard au flux de données dans le domaine numérique, au moins partiellement sur la base des données d'étalonnage (83d), en vue d'occasionner un retard dans des signaux analogiques respectifs communiqués par l'intermédiaire du réseau d'antennes (21) ;
    un processus de gain complexe configuré de manière à affecter un gain et un déphasage au flux de données dans le domaine numérique, au moins partiellement sur la base des données d'étalonnage (83d), en vue d'occasionner un gain et un déphasage dans des signaux analogiques respectifs communiqués par l'intermédiaire du réseau d'antennes (21) ;
    un processus de précorrection numérique (45) configuré de manière à ajuster le flux de données sur la base, au moins en partie, des données d'étalonnage (83d), afin de compenser une non-linéarité dans des étages d'amplification utilisés par le réseau d'antennes (21) ;
    un processus de pré-égalisation (46) configuré de manière à ajuster le flux de données sur la base, au moins en partie, des données d'étalonnage (83d), afin de corriger une réponse en fréquence non plate d'au moins un canal analogique associé au réseau d'antennes (21) ; et
    un processus de compensation l/Q (47) configuré de manière à ajuster le flux de données sur la base, au moins en partie, des données d'étalonnage (83d), afin de corriger des distorsions l/Q de signaux communiqués par l'intermédiaire du réseau d'antennes (21).
  14. Procédé selon l'une quelconque des revendications 10 à 13, comprenant l'étape consistant à stocker la signature obtenue dans les conditions opérationnelles idéalisées, dans un dispositif de mémoire (83), l'étape consistant à transmettre, de manière périodique ou intermittente, la séquence d'étalonnage dans des états opérationnels du réseau (21), et l'étape consistant à générer les données d'étalonnage correspondantes (83d) en vue d'étalonner la communication par le biais d'un auto-étalonnage.
EP17762635.5A 2016-03-07 2017-03-07 Techniques d'étalonnage pour un réseau d'antennes Active EP3427417B1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US201662304352P 2016-03-07 2016-03-07
PCT/IL2017/050279 WO2017153984A1 (fr) 2016-03-07 2017-03-07 Techniques d'étalonnage pour un réseau d'antennes

Publications (3)

Publication Number Publication Date
EP3427417A1 EP3427417A1 (fr) 2019-01-16
EP3427417A4 EP3427417A4 (fr) 2019-03-20
EP3427417B1 true EP3427417B1 (fr) 2022-05-11

Family

ID=59790119

Family Applications (1)

Application Number Title Priority Date Filing Date
EP17762635.5A Active EP3427417B1 (fr) 2016-03-07 2017-03-07 Techniques d'étalonnage pour un réseau d'antennes

Country Status (5)

Country Link
US (1) US10374730B2 (fr)
EP (1) EP3427417B1 (fr)
CN (1) CN109155678B (fr)
IL (1) IL261380B (fr)
WO (1) WO2017153984A1 (fr)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2017091119A1 (fr) * 2015-11-27 2017-06-01 Telefonaktiebolaget Lm Ericsson (Publ) Linéarisation de réseau d'antennes actives
US10368251B1 (en) * 2016-07-25 2019-07-30 SpaceWorks Enterprises, Inc. Satellites and satellite-based systems for ground-to-space short-burst data communications
US11177567B2 (en) 2018-02-23 2021-11-16 Analog Devices Global Unlimited Company Antenna array calibration systems and methods
GB2579228A (en) * 2018-11-26 2020-06-17 Nokia Technologies Oy Communication system
US11404779B2 (en) 2019-03-14 2022-08-02 Analog Devices International Unlimited Company On-chip phased array calibration systems and methods
KR20200113856A (ko) * 2019-03-26 2020-10-07 삼성전자주식회사 안테나 집합체를 구비한 전자 장치 및 상기 전자 장치의 전력 백오프 제어 방법
US10680693B1 (en) 2019-04-09 2020-06-09 Apple Inc. Radio frequency beamforming calibration systems and methods
US11018633B2 (en) * 2019-04-18 2021-05-25 Samsung Electronics Co., Ltd Method and apparatus for calibrating digital pre-distortion of cellular transmitter
US10938465B1 (en) * 2019-05-14 2021-03-02 Space Exploration Technologies Corp. Channel aggregation digital beamforming
EP4099580A4 (fr) 2020-01-27 2023-01-04 Mitsubishi Electric Corporation Récepteur satellite et système de communication par satellite
US11450952B2 (en) 2020-02-26 2022-09-20 Analog Devices International Unlimited Company Beamformer automatic calibration systems and methods
US10979152B1 (en) * 2020-03-05 2021-04-13 Rockwell Collins, Inc. Conformal ESA calibration
AU2021289726A1 (en) * 2020-06-11 2023-02-09 Viasat, Inc. Antenna system having simultaneous beamforming and surveying capability
CN112635995B (zh) * 2020-12-30 2023-03-21 上海安费诺永亿通讯电子有限公司 一种天线互耦校准配置系统及方法
TWI779484B (zh) * 2021-02-08 2022-10-01 瑞昱半導體股份有限公司 通訊晶片
EP4298737A1 (fr) * 2021-02-24 2024-01-03 BlueHalo LLC Système et procédé d'alimentation de réseau à commande de phase à formation de faisceau numérique
GB2604334B (en) * 2021-02-24 2024-04-10 Satixfy Uk Ltd Digital beamforming circuitry for trasmit path of electronically steerable antennas
CN112798876B (zh) * 2021-03-22 2021-06-22 上海莱天通信技术有限公司 一种利用插值算法的天线近场测量方法及装置
CN115913404A (zh) * 2021-09-30 2023-04-04 深圳市中兴微电子技术有限公司 天线校准方法、装置和远程射频单元
US11901977B2 (en) * 2022-01-14 2024-02-13 Bae Systems Information And Electronic Systems Integration Inc. Delay compensated analog beam forming network
CN114726425B (zh) * 2022-04-14 2023-06-09 哈尔滨工业大学（深圳） 基于移相器开关控制的波束成形方法、装置、无线通信系统及存储介质
CN115208486B (zh) * 2022-06-28 2024-01-12 北京万集科技股份有限公司 一种互校准方法、互校准系统、校准方法和第一终端
CN115622641B (zh) * 2022-12-01 2023-03-10 四川九洲电器集团有限责任公司 多通道宽带收发信道幅相校准方法、系统、终端及介质
CN115842251B (zh) * 2023-02-16 2023-05-02 成都天锐星通科技有限公司 天线采样补偿方法、装置和相控阵平板天线
CN116827454B (zh) * 2023-08-30 2024-01-09 北京星河动力装备科技有限公司 相控阵天线及其校准方法、运载火箭

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3909874C2 (de) * 1989-03-25 1998-05-07 Daimler Benz Aerospace Ag Verfahren zur Digitalisierung und Signalverarbeitung von Empfangssignalen eines Phased-Array-Empfangssystems und Vorrichtung zum Ausführen des Verfahrens
US6026304A (en) * 1997-01-08 2000-02-15 U.S. Wireless Corporation Radio transmitter location finding for wireless communication network services and management
US6615024B1 (en) * 1998-05-01 2003-09-02 Arraycomm, Inc. Method and apparatus for determining signatures for calibrating a communication station having an antenna array
US6346910B1 (en) 1999-04-07 2002-02-12 Tei Ito Automatic array calibration scheme for wireless point-to-multipoint communication networks
US6496140B1 (en) * 2001-03-27 2002-12-17 Nokia Networks Oy Method for calibrating a smart-antenna array radio transceiver unit and calibrating system
JP2003218621A (ja) * 2002-01-21 2003-07-31 Nec Corp アレーアンテナの校正装置及び校正方法
US6865377B1 (en) 2002-06-28 2005-03-08 Arraycomm, Inc. Combined open and closed loop beam forming in a multiple array radio communication system
US9130270B1 (en) * 2008-11-24 2015-09-08 The Boeing Company Scan alignment system
US8285221B2 (en) 2009-08-31 2012-10-09 Motorola Mobility Llc Scalable self-calibrating and configuring radio frequency head for a wireless communication system
US8340612B2 (en) * 2010-03-31 2012-12-25 Ubidyne, Inc. Active antenna array and method for calibration of the active antenna array
US8311166B2 (en) * 2010-03-31 2012-11-13 Ubidyne, Inc. Active antenna array and method for calibration of the active antenna array
GB2485543B (en) 2010-11-17 2014-03-12 Socowave Technologies Ltd Mimo antenna calibration device,integrated circuit and method for compensating phase mismatch
KR20140034895A (ko) 2011-06-02 2014-03-20 파커비전, 인크. 안테나 제어
DE102011051935A1 (de) 2011-07-19 2013-01-24 Benteler Automobiltechnik Gmbh Verfahren zur Herstellung eines Wärmetauschers und Wärmetauscher
EP2976840B1 (fr) * 2013-03-20 2018-02-28 Telefonaktiebolaget LM Ericsson (publ) Procédé et agencement pour un étalonnage de phase de chemins d'émission et/ou réception d'un réseau d'antennes
KR20160018573A (ko) * 2013-06-07 2016-02-17 라이트포인트 코포레이션 무선 테스트 신호를 이용한 무선 주파수 무선 신호 트랜시버용 시스템 및 방법
GB2517218B (en) * 2013-08-16 2017-10-04 Analog Devices Global Communication unit and method of antenna array calibration
EP3066762B1 (fr) * 2013-11-08 2018-02-21 Telefonaktiebolaget LM Ericsson (publ) Unité radio avec étalonnage d'antenne parallèle interne
EP3143707B1 (fr) 2014-05-14 2020-04-22 Satixfy Israel Ltd. Procédé d'échange de communications entre un satellite et des terminaux associes audit satellite
US10200158B2 (en) 2015-07-29 2019-02-05 Satixfy Israel Ltd. Method and device for operating under extremely low signal-to-noise ratio

Also Published As

Publication number Publication date
US10374730B2 (en) 2019-08-06
WO2017153984A1 (fr) 2017-09-14
IL261380A (en) 2018-10-31
CN109155678B (zh) 2021-09-21
EP3427417A1 (fr) 2019-01-16
EP3427417A4 (fr) 2019-03-20
CN109155678A (zh) 2019-01-04
IL261380B (en) 2019-01-31
US20190058530A1 (en) 2019-02-21

Similar Documents

Publication Publication Date Title
EP3427417B1 (fr) Techniques d'étalonnage pour un réseau d'antennes
EP3427394B1 (fr) Système et procédé de formation de faisceau numérique
US11522501B2 (en) Phased array amplifier linearization
EP3455585B1 (fr) Procédé et appareil de stabilisation de diagramme de faisceau
US7606528B2 (en) Distributed conformal adaptive antenna array for SATCOM using decision direction
US7668509B2 (en) Frequency selective leveling loop for multi-signal phased array transmitters
CN110109150A (zh) 一种高精度阵列信号模拟装置及方法
US20040048580A1 (en) Base transceiver station
Thompson et al. Optimized beam steering approach for improved sidelobes in phased array radars using a minimal number of control bits
KR101556067B1 (ko) 어레이 안테나 송신장치 및 그 교정방법
Adamiuk et al. Technology demonstration for future DBF based spaceborne SAR missions
JP2018100839A (ja) 校正装置及び校正方法
Vivekanandan et al. Airborne polarimetric doppler phased array weather radar: performance requirements and design specifications
EP3465952B1 (fr) Procédé et appareil d'étalonnage de réseau d'antennes à l'aide d'un récepteur embarqué
CN111937235B (zh) 提供用于组合操作的相控阵列间时间对齐的方法
Jenn et al. Adaptive phase synchronization in distributed digital arrays
Salehi et al. A zero-IF auto-calibration system for phased array antennas
US11322838B1 (en) Techniques for in-orbit calibration of phased array antenna
Ramabadran et al. Spatially Combined Wideband Interleaved Transmitter
JP2024022532A (ja) 無線周波数送信機をジオロケーションするための衛星システム及び方法
Liang et al. 61-channel digital beamforming (DBF) transmitter array
Inoue et al. DOA error estimation using 2.6 GHz DBF array antenna
Dybdal Coherently combining high gain antennas
JPH0563427A (ja) 送信アレイアンテナのデイジタルビーム制御装置

Legal Events

Date Code Title Description
STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE

PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20181005

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

A4 Supplementary search report drawn up and despatched

Effective date: 20190215

RIC1 Information provided on ipc code assigned before grant

Ipc: H01Q 1/00 20060101ALI20190211BHEP

Ipc: H04B 17/26 20150101ALI20190211BHEP

Ipc: H04B 17/14 20150101ALI20190211BHEP

Ipc: H04B 17/11 20150101AFI20190211BHEP

Ipc: H04B 17/21 20150101ALI20190211BHEP

Ipc: H04B 7/06 20060101ALI20190211BHEP

Ipc: H04B 7/005 20060101ALI20190211BHEP

Ipc: H04B 17/00 20150101ALN20190211BHEP

DAV Request for validation of the european patent (deleted)
DAX Request for extension of the european patent (deleted)
STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: EXAMINATION IS IN PROGRESS

17Q First examination report despatched

Effective date: 20191213

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: EXAMINATION IS IN PROGRESS

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

INTG Intention to grant announced

Effective date: 20210908

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 1492389

Country of ref document: AT

Kind code of ref document: T

Effective date: 20220515

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602017057347

Country of ref document: DE

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG9D

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20220511

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 1492389

Country of ref document: AT

Kind code of ref document: T

Effective date: 20220511

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220511

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220912

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220811

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220511

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220511

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220511

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220812

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220511

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220511

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220811

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220511

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220511

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220511

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220511

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220911

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220511

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220511

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220511

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220511

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220511

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220511

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602017057347

Country of ref document: DE

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220511

26N No opposition filed

Effective date: 20230214

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20230323

Year of fee payment: 7

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220511

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220511

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

REG Reference to a national code

Ref country code: BE

Ref legal event code: MM

Effective date: 20230331

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20230307

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20230331

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220511

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20230307

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20230331

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20230331

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20240328

Year of fee payment: 8

Ref country code: GB

Payment date: 20240319

Year of fee payment: 8