EP3384539B1 - Led metal pad configuration for optimized thermal resistance, solder reliability, and smt processing yields - Google Patents
Led metal pad configuration for optimized thermal resistance, solder reliability, and smt processing yields Download PDFInfo
- Publication number
- EP3384539B1 EP3384539B1 EP16871298.2A EP16871298A EP3384539B1 EP 3384539 B1 EP3384539 B1 EP 3384539B1 EP 16871298 A EP16871298 A EP 16871298A EP 3384539 B1 EP3384539 B1 EP 3384539B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- submount
- semiconductor diode
- thermal
- diode module
- pads
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 229910052751 metal Inorganic materials 0.000 title claims description 45
- 239000002184 metal Substances 0.000 title claims description 45
- 229910000679 solder Inorganic materials 0.000 title description 30
- 239000004065 semiconductor Substances 0.000 claims description 21
- 239000000758 substrate Substances 0.000 claims description 3
- 230000035882 stress Effects 0.000 description 7
- 230000032798 delamination Effects 0.000 description 6
- 238000005336 cracking Methods 0.000 description 5
- 238000003892 spreading Methods 0.000 description 4
- 230000008646 thermal stress Effects 0.000 description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000003466 welding Methods 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 230000000903 blocking effect Effects 0.000 description 1
- 238000001816 cooling Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005693 optoelectronics Effects 0.000 description 1
- 238000005382 thermal cycling Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
- H01L33/64—Heat extraction or cooling elements
- H01L33/642—Heat extraction or cooling elements characterized by the shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/36—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes
- H01L33/38—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes with a particular shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
- H01L33/483—Containers
- H01L33/486—Containers adapted for surface mounting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
- H01L33/62—Arrangements for conducting electric current to or from the semiconductor body, e.g. lead-frames, wire-bonds or solder balls
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
- H01L33/64—Heat extraction or cooling elements
- H01L33/647—Heat extraction or cooling elements the elements conducting electric current to or from the semiconductor body
-
- F—MECHANICAL ENGINEERING; LIGHTING; HEATING; WEAPONS; BLASTING
- F21—LIGHTING
- F21Y—INDEXING SCHEME ASSOCIATED WITH SUBCLASSES F21K, F21L, F21S and F21V, RELATING TO THE FORM OR THE KIND OF THE LIGHT SOURCES OR OF THE COLOUR OF THE LIGHT EMITTED
- F21Y2115/00—Light-generating elements of semiconductor light sources
- F21Y2115/10—Light-emitting diodes [LED]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2933/00—Details relating to devices covered by the group H01L33/00 but not provided for in its subgroups
- H01L2933/0008—Processes
- H01L2933/0033—Processes relating to semiconductor body packages
- H01L2933/0075—Processes relating to semiconductor body packages relating to heat extraction or cooling elements
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10007—Types of components
- H05K2201/10106—Light emitting diode [LED]
Definitions
- This invention relates to an electronic device and, in particular, to a configuration of metal pads on a surface of a semiconductor die or submount that are soldered to pads of a circuit board for improved thermal resistance, solder reliability, and surface mount technology (SMT) processing yields.
- SMT surface mount technology
- Fig. 1 illustrates a conventional LED die 10.
- the LED die 10 includes semiconductor layers and, optionally, a transparent substrate, represented by the LED layers 12.
- the bottom cathode electrode 14 is electrically connected to the n-type layers in the LED die 10, and the anode electrode 16 is connected to the p-type layers in the LED die 10.
- the LED die 10 is shown as a flip-chip, it may instead have one wire-bonded top electrode or two wire-bonded top electrodes.
- the LED die 10 can initially be mounted on a thermally conductive submount 18, such as having an AlN body. Using a submount greatly eases handling of the LED die 10 and mounting on a circuit board.
- the submount 18 has top metal pads 20 and 22 that are bonded to the LED die electrodes 14 and 16 via ultrasonic welding or other technique.
- the submount's metal pads 20 and 22 are electrically connected to bottom electrodes 24 (only one is shown in the cross-section) by means of metal traces on the top surface of the submount 18 and vertical vias 26 extending through the submount body.
- the submount 18 acts like an interface between the LED die 10 and the printed circuit board 30 for conducting electrical current and the heat generated by the LED die 10.
- the heat generated by the LED die 10 is primarily conducted to the submount body by the LED die electrodes 14 and 16, and the submount 18 conducts the heat to the circuit board 30 via an electrically insulated thermal pad 32, usually formed of copper.
- Electrodes 34 (only one is shown in the cross-section) on the circuit board 30 are soldered to the bottom electrodes 24 of the submount 18, and the thermal pad 35 on the circuit board 30 is soldered to the thermal pad 32 on the submount 18.
- the electrodes 34 are connected by traces 36 to a power source.
- the circuit board 30 is often highly thermally conductive, such as formed of an aluminum or copper core with a thin dielectric layer 38 to electrically insulate the electrodes 34 and traces 36 from the metal core.
- the thermal pad 35 on the circuit board 30 may be much larger than the footprint of the submount 18 to spread the heat laterally.
- Fig. 2 illustrates the electrodes 24A and 24B and thermal pad 32 on the bottom surface of the submount 18, which correspond to the electrode and thermal pad pattern on the circuit board 30.
- solder cracks and delamination resulting from a mismatch in the coefficient of thermal expansion (CTE) between the submount 18 and the circuit board 30, are more likely to occur because the stresses increase with distance from the center of the submount 18, and the small electrodes 24 are furthest from the center of the submount 18. If the electrodes are not adequately electrically connected together by the solder, arcing can occur for a cracked open contact, high heat can be generated at the interface, and there will be an increased voltage drop.
- CTE coefficient of thermal expansion
- Fig. 3 illustrates another conventional configuration of electrodes 44 and 46 and a thermal pad 48 on the bottom surface of a submount for an LED die.
- This 3-stripe design has drawbacks for tilting, choking of heat spreading by the electrodes 44/46, and solder cracking/delamination that are similar to those described above for the configuration of Fig. 2 , since the electrodes 44 and 46 are away from the center and partially surround the thermal pad 48.
- WO 2013/175333 A1 discloses a central thermal pad between two electrode pads arranged at the bottom of a surface mountable semiconductor device.
- the cathode and anode electrodes of an LED module are located along a center-line of the submount bottom surface, and two thermal pads are located on opposite sides of the bottom surface with the electrodes between the two thermal pads. Since the stresses on the solder are lowest near the middle of the submount, there is less stress on solder bonding the electrodes to the circuit board.
- the heat conducted by the two thermal pads is not choked by the electrodes, the heat spreads more uniformly into the circuit board and outwardly.
- the metal design is symmetrical and the thermal pads are identical, the molten solder will have the same shape over both the thermal pads, causing the die and submount to be parallel to the surface of the circuit board. Therefore, there is no tilting of the die. This is particularly valuable when the die is an LED die, since the tilting affects the light emission profile.
- Fig. 4 is a view of the bottom surface of an exemplary LED die or submount showing the metal cathode electrode 50, anode electrode 52, and thermal pads 54 and 56, in accordance with one embodiment of the invention.
- the LED die is mounted on a submount, and the submount is to be mounted on a circuit board, having the same metal pattern. Therefore, the configuration shown in Fig. 4 is that on the bottom surface of a submount 58.
- the metal electrode configuration on the bottom of the LED die is therefore not relevant since the submount 58 electrically connects the LED die electrodes to the bottom electrodes 50/52 on the submount 58 using traces and vertical vias, and the heat generated by the LED die is conducted by the submount body to the thermal pads 54/56.
- the LED die may also include thermal pads, and the submount may include metal vias leading from top thermal pads to the bottom thermal pads 54 and 56.
- Fig. 5A illustrates an LED die 10, which may be the conventional LED die in Fig. 1 , being mounted on the top surface of the submount 58. The view is facing the short sides of the thermal pads 54 and 56.
- Fig. 5B illustrates the structure of Fig. 5A where the view faces the long side of the thermal pad 54.
- the LED die's anode electrode 16 is shown being attached to a top metal anode pad 60 on the submount 58, and the cathode electrode 14 is shown being attached to a top metal cathode pad 61 on the submount 58, such as by ultrasonic welding or other technique.
- the pad 60 is electrically connected to the bottom anode electrode 52 by a vertical metal via 62 formed in the submount body.
- the view from the opposite side showing the LED die's cathode electrode 14 is identical to Fig. 5A .
- the heat from the LED die 10 is conducted from the LED die's bottom surface, including from the LED die's metal electrodes 14/16, to the body of the submount 58 to initially spread the heat throughout the submount 58.
- the heat is then transferred to the metal core circuit board 64 via the thermal pads 54 and 56 on the submount 58 and the corresponding metal pads 66 and 68 on the circuit board 64.
- the anode electrode 52 of the submount 58 is electrically connected to the anode pad 70 on the circuit board 64.
- the pads 66 and 68 on the circuit board 64 may extend beyond the footprint of the submount 58 for better heat spreading since there are no electrodes blocking the outward expansion of the pads 66 and 68.
- the metal configuration shown in Fig. 4 improves heat sinking from the LED die 10, reduces tilting of the LED die, and reduces the likelihood of solder cracking/delamination as discussed below.
- the thermal pads 54 and 56 are symmetrically located near both sides of the submount 58, with the electrodes 50 and 52 along the middle, there is no choking of the outward heat spreading after the submount 58 is mounted on the circuit board 64. Further, the configuration allows the thermal pads 66 and 68 on the circuit board 64 to extend beyond the footprint of the submount 58 to better spread heat.
- the molten solder 74 and 76 dispensed on both pads 66 and 68 have the same characteristics, such as height and volume. Therefore, when the submount 58 is placed over the molten solder, the submount 58 and LED die 10 will not be tilted. When the solder is cooled, the metal pads 66/68/70 on the circuit board 64 will be thermally and electrically connected to the respective electrodes 50/52 and thermal pads 54/56 on the submount 58.
- solder joints Due to inherent CTE mismatches between the submount 58 and the circuit board 64, the solder joints will undergo stress due to thermal cycling. The stresses are greater further from the center of the submount 58. Since the solder joints connected to the "center" electrodes 50 and 52 have a smaller area than the solder joints connected to the thermal pads 54 and 56, they are more susceptible to cracking/delamination, which reduces the reliability of the electrical connection to the LED die. These electrode solder joints undergo less stress than the thermal pad solder joints since they are closer to the center of the submount 58. Thus, the configuration improves the reliability of the solder joints.
- the same concept of providing more symmetry of the pad configuration and not choking the heat distribution from the thermal pads can be applied to different metal designs on a surface of the submount or LED die.
- Fig. 6 illustrates another embodiment of the metal electrode and thermal pad configuration on the bottom surface of a submount or LED die.
- the cathode electrode 80, anode electrode 82, thermal pad 84, and thermal pad 86 are rectangular (e.g., square) and located in different quadrants. There is a corresponding pattern on the circuit board. Since all the electrodes/pads are the same size, the molten solder has the same height on each electrode/pad so that there is no tilting.
- thermal pads 84 and 86 are not blocked by electrodes on two of their outer sides, the heat can spread more efficiently into the circuit board, and the circuit board may use thermal pads that extend well beyond the footprint of the submount.
- Fig. 7 illustrates another embodiment of the metal electrode and thermal pad configuration on the bottom surface of a submount or LED die.
- the cathode electrode 90, anode electrode 92, thermal pad 96, and thermal pad 98 are triangular and located in different quadrants.
- the circuit board has a corresponding metal pattern. Since all the electrodes/pads are the same size, the molten solder has the same height on each electrode/pad so that there is no tilting.
- thermal pads 96 and 98 are not blocked by electrodes on their outer sides, the heat can spread more efficiently into the circuit board, and the circuit board may use thermal pads that extend well beyond the footprint of the submount.
- the thermal pads may be more than two and symmetrically surround electrodes closer to the center of the submount.
- the thermal pads can be any shape.
- an LED metal pad configuration has been described that optimizes thermal resistance between the LED and circuit board (i.e., on a system level), improves solder reliability, and increases the SMT processing yield (i.e., successful bonding to the circuit board).
- the metal pattern is useful on either the bottom of an LED die or its submount, whichever is directly mounted to the surface of a substrate, such as a circuit board, either structure can be referred to as an LED module.
- the LED die may be a laser diode die or a non-lasing die.
- Fig. 8 illustrates a submount 102 having a bottom metal pattern consistent with any of the above-described metal patterns for bonding to a circuit board.
- Multiple dies 104 and 106 representing any number of dies, may be interconnected by a trace pattern on the top of the submount 102.
- the combined heat generated by the dies 104 and 106 is transferred to the circuit board via the thermal pads on the bottom of the submount 102.
- any number of electrodes for the dies 104 and 106 may be located between the thermal pads on the bottom of the submount 102 consistent with the concept of Fig. 4 .
- the electrodes may be distributed along with the thermal pads in the manner identified in Figs. 6 and 7 .
- the metal pattern designs are beneficial for any die and/or submount where heat is generated and is not limited to LEDs.
- heat is generated and is not limited to LEDs.
- power transistors and other high-heat producing dies can benefit from the present invention.
Description
- The present application claims priority to
U.S. Provisional Patent Application No. 62/262,311 - This invention relates to an electronic device and, in particular, to a configuration of metal pads on a surface of a semiconductor die or submount that are soldered to pads of a circuit board for improved thermal resistance, solder reliability, and surface mount technology (SMT) processing yields.
-
Fig. 1 illustrates a conventional LED die 10. The LED die 10 includes semiconductor layers and, optionally, a transparent substrate, represented by theLED layers 12. Thebottom cathode electrode 14 is electrically connected to the n-type layers in theLED die 10, and theanode electrode 16 is connected to the p-type layers in theLED die 10. Although the LED die 10 is shown as a flip-chip, it may instead have one wire-bonded top electrode or two wire-bonded top electrodes. - The
LED die 10 can initially be mounted on a thermallyconductive submount 18, such as having an AlN body. Using a submount greatly eases handling of theLED die 10 and mounting on a circuit board. Thesubmount 18 hastop metal pads LED die electrodes metal pads submount 18 andvertical vias 26 extending through the submount body. - The
submount 18 acts like an interface between theLED die 10 and the printedcircuit board 30 for conducting electrical current and the heat generated by theLED die 10. The heat generated by theLED die 10 is primarily conducted to the submount body by theLED die electrodes submount 18 conducts the heat to thecircuit board 30 via an electrically insulatedthermal pad 32, usually formed of copper. Electrodes 34 (only one is shown in the cross-section) on thecircuit board 30 are soldered to thebottom electrodes 24 of thesubmount 18, and thethermal pad 35 on thecircuit board 30 is soldered to thethermal pad 32 on thesubmount 18. Theelectrodes 34 are connected bytraces 36 to a power source. Thecircuit board 30 is often highly thermally conductive, such as formed of an aluminum or copper core with a thindielectric layer 38 to electrically insulate theelectrodes 34 and traces 36 from the metal core. - The
thermal pad 35 on thecircuit board 30 may be much larger than the footprint of thesubmount 18 to spread the heat laterally. -
Fig. 2 illustrates theelectrodes thermal pad 32 on the bottom surface of thesubmount 18, which correspond to the electrode and thermal pad pattern on thecircuit board 30. - Problems with such a design are that the heat spreading within the Cu layer of the
circuit board 30 is partially choked by the location of theelectrodes 34, since the thermal flow is interrupted by the gap between thermal and electrical pads. Another problem is that the molten solder 40 (such as from a solder bath) that wets over thethermal pad 35 is not flat due to surface tension, and the height of themolten solder 42 on thesmaller electrodes 34 is different from the height of thesolder 40 over thethermal pad 35. This results in thesubmount 18 andLED die 10 being slightly tilted when mounted over thecircuit board 30 after the solder is solidified by cooling. This effect comes especially into play for larger submounts, such as larger than 2.5 x 2.5mm. - Further, in the design of
Figs. 1 and 2 , solder cracks and delamination, resulting from a mismatch in the coefficient of thermal expansion (CTE) between thesubmount 18 and thecircuit board 30, are more likely to occur because the stresses increase with distance from the center of thesubmount 18, and thesmall electrodes 24 are furthest from the center of thesubmount 18. If the electrodes are not adequately electrically connected together by the solder, arcing can occur for a cracked open contact, high heat can be generated at the interface, and there will be an increased voltage drop. - The same issues occur if the bottom surface of the
LED die 10 had an electrode and thermal pad configuration similar to that shown inFig. 2 , and theLED die 10 were directly bonded to corresponding pads on a circuit board. -
Fig. 3 illustrates another conventional configuration ofelectrodes thermal pad 48 on the bottom surface of a submount for an LED die. This 3-stripe design has drawbacks for tilting, choking of heat spreading by theelectrodes 44/46, and solder cracking/delamination that are similar to those described above for the configuration ofFig. 2 , since theelectrodes thermal pad 48.WO 2013/175333 A1 discloses a central thermal pad between two electrode pads arranged at the bottom of a surface mountable semiconductor device. - What is needed is a metal electrode and thermal pad configuration on the bottom surface of an LED die or submount that does not suffer from the drawbacks described above.
- Various metal electrode and thermal pad configurations on the bottom surface of a semiconductor die or submount are described that improve the thermal and electrical characteristics of an electronic or opto-electronic device.
- In one embodiment, the cathode and anode electrodes of an LED module are located along a center-line of the submount bottom surface, and two thermal pads are located on opposite sides of the bottom surface with the electrodes between the two thermal pads. Since the stresses on the solder are lowest near the middle of the submount, there is less stress on solder bonding the electrodes to the circuit board.
- Further, since the heat conducted by the two thermal pads is not choked by the electrodes, the heat spreads more uniformly into the circuit board and outwardly.
- Further, since the metal design is symmetrical and the thermal pads are identical, the molten solder will have the same shape over both the thermal pads, causing the die and submount to be parallel to the surface of the circuit board. Therefore, there is no tilting of the die. This is particularly valuable when the die is an LED die, since the tilting affects the light emission profile.
- Other configurations are described where the various metal electrodes and thermal pads on the bottom of a die or submount are arranged to achieve the thermal and electrical improvements described above.
-
-
Fig. 1 is a cross-sectional view of an exemplary LED die being mounted on a submount, which is being mounted on a circuit board, where the metal pattern on the bottom surface of the submount is shown inFig. 2 . -
Fig. 2 illustrates a conventional metal electrode and thermal pad configuration on the bottom of a conventional LED die or submount. -
Fig. 3 illustrates another conventional metal electrode and thermal pad configuration on the bottom of a conventional LED die or submount. -
Fig. 4 illustrates the metal electrode and thermal pad configuration on the bottom of an LED die or submount in accordance with one embodiment of the invention. -
Fig. 5A is a cross-sectional view of an LED die being mounted on a submount, which is being mounted on a circuit board, where the bottom surface of the submount has the metal configuration shown inFig. 4 , and where the view faces the short sides of the thermal pads. -
Fig. 5B illustrates the structure ofFig. 5A where the view faces the long side of a thermal pad. -
Fig. 6 illustrates the metal electrode and thermal pad configuration on the bottom of an LED die or submount in accordance with another embodiment of the invention. -
Fig. 7 illustrates the metal electrode and thermal pad configuration on the bottom of an LED die or submount in accordance with another embodiment of the invention. -
Fig. 8 illustrates a submount on which multiple dies are mounted, where the submount has a bottom metal pattern similar to the metal patterns ofFigs. 4 ,6, or 7 . - Elements that are the same or equivalent in the various figures are labeled with the same numeral.
- Although the invention is applicable to any electronic device having metal pads that are to be bonded to a circuit board, an example will be described of an LED module.
-
Fig. 4 is a view of the bottom surface of an exemplary LED die or submount showing themetal cathode electrode 50,anode electrode 52, andthermal pads Fig. 4 is that on the bottom surface of asubmount 58. The metal electrode configuration on the bottom of the LED die is therefore not relevant since thesubmount 58 electrically connects the LED die electrodes to thebottom electrodes 50/52 on thesubmount 58 using traces and vertical vias, and the heat generated by the LED die is conducted by the submount body to thethermal pads 54/56. - In another embodiment, the LED die may also include thermal pads, and the submount may include metal vias leading from top thermal pads to the bottom
thermal pads -
Fig. 5A illustrates anLED die 10, which may be the conventional LED die inFig. 1 , being mounted on the top surface of thesubmount 58. The view is facing the short sides of thethermal pads Fig. 5B illustrates the structure ofFig. 5A where the view faces the long side of thethermal pad 54. - The LED die's
anode electrode 16 is shown being attached to a topmetal anode pad 60 on thesubmount 58, and thecathode electrode 14 is shown being attached to a topmetal cathode pad 61 on thesubmount 58, such as by ultrasonic welding or other technique. Thepad 60 is electrically connected to thebottom anode electrode 52 by a vertical metal via 62 formed in the submount body. The view from the opposite side showing the LED die'scathode electrode 14 is identical toFig. 5A . - The heat from the LED die 10 is conducted from the LED die's bottom surface, including from the LED die's
metal electrodes 14/16, to the body of thesubmount 58 to initially spread the heat throughout thesubmount 58. The heat is then transferred to the metalcore circuit board 64 via thethermal pads submount 58 and the correspondingmetal pads circuit board 64. Theanode electrode 52 of thesubmount 58 is electrically connected to theanode pad 70 on thecircuit board 64. Thepads circuit board 64 may extend beyond the footprint of thesubmount 58 for better heat spreading since there are no electrodes blocking the outward expansion of thepads - The metal configuration shown in
Fig. 4 improves heat sinking from the LED die 10, reduces tilting of the LED die, and reduces the likelihood of solder cracking/delamination as discussed below. - Since the
thermal pads submount 58, with theelectrodes submount 58 is mounted on thecircuit board 64. Further, the configuration allows thethermal pads circuit board 64 to extend beyond the footprint of thesubmount 58 to better spread heat. - Since the sizes of the
thermal pads submount 58, themolten solder pads submount 58 is placed over the molten solder, thesubmount 58 and LED die 10 will not be tilted. When the solder is cooled, themetal pads 66/68/70 on thecircuit board 64 will be thermally and electrically connected to therespective electrodes 50/52 andthermal pads 54/56 on thesubmount 58. - Due to inherent CTE mismatches between the submount 58 and the
circuit board 64, the solder joints will undergo stress due to thermal cycling. The stresses are greater further from the center of thesubmount 58. Since the solder joints connected to the "center"electrodes thermal pads submount 58. Thus, the configuration improves the reliability of the solder joints. - The same concept of providing more symmetry of the pad configuration and not choking the heat distribution from the thermal pads can be applied to different metal designs on a surface of the submount or LED die.
-
Fig. 6 illustrates another embodiment of the metal electrode and thermal pad configuration on the bottom surface of a submount or LED die. Thecathode electrode 80,anode electrode 82,thermal pad 84, andthermal pad 86 are rectangular (e.g., square) and located in different quadrants. There is a corresponding pattern on the circuit board. Since all the electrodes/pads are the same size, the molten solder has the same height on each electrode/pad so that there is no tilting. - Since the
thermal pads - Since the
electrodes -
Fig. 7 illustrates another embodiment of the metal electrode and thermal pad configuration on the bottom surface of a submount or LED die. Thecathode electrode 90,anode electrode 92,thermal pad 96, andthermal pad 98 are triangular and located in different quadrants. The circuit board has a corresponding metal pattern. Since all the electrodes/pads are the same size, the molten solder has the same height on each electrode/pad so that there is no tilting. - Since the
thermal pads - Since the
electrodes - Other metal pattern configurations are possible using the guidelines describe above in connection with
Figs. 4-7 . For example, the thermal pads may be more than two and symmetrically surround electrodes closer to the center of the submount. The thermal pads can be any shape. - As seen, an LED metal pad configuration has been described that optimizes thermal resistance between the LED and circuit board (i.e., on a system level), improves solder reliability, and increases the SMT processing yield (i.e., successful bonding to the circuit board).
- Since the metal pattern is useful on either the bottom of an LED die or its submount, whichever is directly mounted to the surface of a substrate, such as a circuit board, either structure can be referred to as an LED module. The LED die may be a laser diode die or a non-lasing die.
-
Fig. 8 illustrates asubmount 102 having a bottom metal pattern consistent with any of the above-described metal patterns for bonding to a circuit board. Multiple dies 104 and 106, representing any number of dies, may be interconnected by a trace pattern on the top of thesubmount 102. The combined heat generated by the dies 104 and 106 is transferred to the circuit board via the thermal pads on the bottom of thesubmount 102. In one embodiment, any number of electrodes for the dies 104 and 106 may be located between the thermal pads on the bottom of thesubmount 102 consistent with the concept ofFig. 4 . In another embodiment, the electrodes may be distributed along with the thermal pads in the manner identified inFigs. 6 and 7 . - By placing all electrodes near the center of the submount and the thermal pads on both sides of the electrodes or around all the electrodes, there is less thermal (CTE) stress on the electrodes (since the electrodes are close to the center) so as to increase the solder bond reliability, while reducing the likelihood of tilting. With larger submounts, such as those that support multiple LED dies (or other heat-generating dies), the problems with thermal stress are increased so the present invention is particularly beneficial for the larger submounts.
- The metal pattern designs are beneficial for any die and/or submount where heat is generated and is not limited to LEDs. For example, power transistors and other high-heat producing dies can benefit from the present invention.
- While particular embodiments of the present invention have been shown and described, it will be obvious to those skilled in the art that changes and modifications may be made without departing from this invention in its broader aspects and, therefore, the appended claims are to encompass within their scope all such changes and modifications.
Claims (7)
- A semiconductor diode module comprising
a light emitting structure that comprises at least a plurality of semiconductor layers (12) including at least a p-type layer and an n-type layer, the light emitting structure having a first surface that is a first surface of the semiconductor diode module, the semiconductor diode module having a second surface opposite the first surface of the semiconductor diode module
a metal pattern disposed on the second surface of the semiconductor diode module, the metal pattern comprising:a cathode electrode (50) electrically connected to the n-type layer;an anode electrode (52) electrically connected to the p-type layer; andan thermal pad configuration (54,56),characterized in thatthe thermal pad configuration comprises two thermal pads (54, 56), electrically isolated from the cathode electrode and anode electrode, the two thermal pads being located along opposite sides of the second surface of the semiconductor diode module and having identical shapes. - The semiconductor diode module of claim 1 wherein: the semiconductor diode module comprises an LED die (10) mounted on a first surface of a submount (58), the LED die comprises at least the light emitting structure, and the second surface of the semiconductor diode module is a second surface of the submount that is opposite the first surface of the submount.
- The semiconductor diode module of claim 1 wherein: the second surface of the semiconductor diode module is a surface of the light emitting structure that is opposite the first surface of the light emitting structure, and the cathode electrode, the anode electrode and the two thermal pads are directly coupled to the second surface of the light emitting structure.
- The module of claim 1 wherein the light emitting semiconductor structure further comprises a transparent substrate.
- The module of claim 1 wherein: the cathode electrode (50) and the anode electrode (52) are located along a center line of the second surface of the semiconductor diode module, and the thermal pads (54, 56) are each located on opposite sides of the center line.
- The module of claim 1 wherein: the thermal pads (84, 86) are rectangular and are located diagonal from one another on opposite sides of a center line of the second surface of the semiconductor diode module, and the cathode electrode (80) and the anode electrode (82) are rectangular and located diagonal from one another on opposite sides of the center line in different locations than the thermal pads.
- The module of claim 1 wherein: the thermal pads (96, 98) are triangular and are located opposite one another on opposite sides of a first center line of the second surface of the semiconductor diode module, and the cathode electrode (90) and anode electrode (92) are triangular and located opposite one another on opposite sides of a second center line of the second surface of the semiconductor diode module that crosses the first center line.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201562262311P | 2015-12-02 | 2015-12-02 | |
EP16160384 | 2016-03-15 | ||
PCT/US2016/063673 WO2017095712A1 (en) | 2015-12-02 | 2016-11-23 | Led metal pad configuration for optimized thermal resistance, solder reliability, and smt processing yields |
Publications (3)
Publication Number | Publication Date |
---|---|
EP3384539A1 EP3384539A1 (en) | 2018-10-10 |
EP3384539A4 EP3384539A4 (en) | 2018-11-21 |
EP3384539B1 true EP3384539B1 (en) | 2019-09-18 |
Family
ID=55542463
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP16871298.2A Active EP3384539B1 (en) | 2015-12-02 | 2016-11-23 | Led metal pad configuration for optimized thermal resistance, solder reliability, and smt processing yields |
Country Status (6)
Country | Link |
---|---|
US (1) | US10566512B2 (en) |
EP (1) | EP3384539B1 (en) |
KR (1) | KR20180111786A (en) |
CN (1) | CN109314170B (en) |
TW (1) | TWI714679B (en) |
WO (1) | WO2017095712A1 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20220029060A1 (en) * | 2018-11-26 | 2022-01-27 | Ryujin Lab, Inc. | Arrangement structure for electrode of micro led |
TWI674375B (en) * | 2019-03-15 | 2019-10-11 | 聯鈞光電股份有限公司 | Light emitting device and manufacturing method thereof |
Family Cites Families (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5757620A (en) * | 1994-12-05 | 1998-05-26 | International Business Machines Corporation | Apparatus for cooling of chips using blind holes with customized depth |
US6573537B1 (en) | 1999-12-22 | 2003-06-03 | Lumileds Lighting, U.S., Llc | Highly reflective ohmic contacts to III-nitride flip-chip LEDs |
US20040188696A1 (en) * | 2003-03-28 | 2004-09-30 | Gelcore, Llc | LED power package |
JP4659515B2 (en) * | 2005-05-18 | 2011-03-30 | 京セラ株式会社 | Light-emitting element mounting substrate, light-emitting element storage package, light-emitting device, and lighting device |
US7365371B2 (en) * | 2005-08-04 | 2008-04-29 | Cree, Inc. | Packages for semiconductor light emitting devices utilizing dispensed encapsulants |
TWI317996B (en) * | 2006-09-06 | 2009-12-01 | Advanced Semiconductor Eng | Chip package structure and heat sink for chip package |
US8378372B2 (en) * | 2008-03-25 | 2013-02-19 | Bridge Semiconductor Corporation | Semiconductor chip assembly with post/base heat spreader and horizontal signal routing |
CN101465399B (en) * | 2008-12-30 | 2010-06-02 | 吉林大学 | LED chip base using diamond film as heat sink material and preparation method |
TWI381564B (en) * | 2009-08-06 | 2013-01-01 | Everlight Electronics Co Ltd | Light emitting diode |
TWI419272B (en) * | 2009-12-19 | 2013-12-11 | Bridge Semiconductor Corp | Semiconductor chip assembly with post/base heat spreader and signal post |
CN102013452B (en) * | 2010-03-21 | 2016-06-01 | 秦彪 | LED lamp and LED chip and manufacture method |
US20120007117A1 (en) * | 2010-07-08 | 2012-01-12 | Andrews Peter S | Submount for Electronic Die Attach with Controlled Voids and Methods of Attaching an Electronic Die to a Submount Including Engineered Voids |
TWI532214B (en) * | 2010-10-12 | 2016-05-01 | Lg伊諾特股份有限公司 | Light emitting device and light emitting device package thereof |
US8807783B2 (en) | 2010-12-17 | 2014-08-19 | LED Industries, Inc. | Light emitting diode retrofit kit for high intensity discharge lighting |
US8772817B2 (en) | 2010-12-22 | 2014-07-08 | Cree, Inc. | Electronic device submounts including substrates with thermally conductive vias |
US8737073B2 (en) * | 2011-02-09 | 2014-05-27 | Tsmc Solid State Lighting Ltd. | Systems and methods providing thermal spreading for an LED module |
CN102270730A (en) * | 2011-07-27 | 2011-12-07 | 晶科电子(广州)有限公司 | LED (light emitting diode) device free of gold wires |
US8587019B2 (en) | 2011-10-11 | 2013-11-19 | Ledengin, Inc. | Grooved plate for improved solder bonding |
JP5766095B2 (en) * | 2011-11-07 | 2015-08-19 | シチズンホールディングス株式会社 | Semiconductor light emitting device |
CN102543765B (en) * | 2012-01-13 | 2014-12-10 | 迈普通信技术股份有限公司 | Method for designing bonding pad of surface mounted component, bonding pad structure and printing circuit board |
JP2013149683A (en) * | 2012-01-17 | 2013-08-01 | Nisshinbo Mechatronics Inc | Led light-emitting device and its manufacturing method, and led illumination device |
US8637887B2 (en) * | 2012-05-08 | 2014-01-28 | Advanced Semiconductor Engineering, Inc. | Thermally enhanced semiconductor packages and related methods |
JP2015517743A (en) * | 2012-05-23 | 2015-06-22 | コーニンクレッカ フィリップス エヌ ヴェ | Surface mountable semiconductor devices |
US8772798B2 (en) * | 2012-09-04 | 2014-07-08 | Cree, Inc. | LED based lighting system |
JP2016507162A (en) * | 2013-02-11 | 2016-03-07 | コーニンクレッカ フィリップス エヌ ヴェKoninklijke Philips N.V. | LED module having an airtight seal of wavelength conversion material |
WO2014140811A2 (en) * | 2013-03-15 | 2014-09-18 | Cooledge Lighting Inc. | Thermal management in electronic devices with yielding substrates |
KR102305948B1 (en) * | 2013-12-18 | 2021-09-28 | 루미리즈 홀딩 비.브이. | Reflective solder mask layer for led phosphor package |
US10120266B2 (en) | 2014-01-06 | 2018-11-06 | Lumileds Llc | Thin LED flash for camera |
EP3030059B1 (en) * | 2014-11-12 | 2018-08-15 | OSRAM GmbH | An electronic component and corresponding mounting method |
-
2016
- 2016-11-23 US US15/780,100 patent/US10566512B2/en active Active
- 2016-11-23 CN CN201680080884.3A patent/CN109314170B/en active Active
- 2016-11-23 KR KR1020187018834A patent/KR20180111786A/en not_active Application Discontinuation
- 2016-11-23 WO PCT/US2016/063673 patent/WO2017095712A1/en active Application Filing
- 2016-11-23 EP EP16871298.2A patent/EP3384539B1/en active Active
- 2016-12-02 TW TW105139871A patent/TWI714679B/en active
Non-Patent Citations (1)
Title |
---|
None * |
Also Published As
Publication number | Publication date |
---|---|
EP3384539A4 (en) | 2018-11-21 |
EP3384539A1 (en) | 2018-10-10 |
US10566512B2 (en) | 2020-02-18 |
CN109314170B (en) | 2023-05-09 |
US20180358527A1 (en) | 2018-12-13 |
CN109314170A (en) | 2019-02-05 |
TWI714679B (en) | 2021-01-01 |
TW201740581A (en) | 2017-11-16 |
WO2017095712A1 (en) | 2017-06-08 |
KR20180111786A (en) | 2018-10-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8324722B2 (en) | Packaging device for matrix-arrayed semiconductor light-emitting elements of high power and high directivity | |
KR101035335B1 (en) | Light Emitting Diode Package | |
US7863639B2 (en) | Light-emitting diode lamp with low thermal resistance | |
US8410371B2 (en) | Electronic device submounts with thermally conductive vias and light emitting devices including the same | |
US8772817B2 (en) | Electronic device submounts including substrates with thermally conductive vias | |
US9887338B2 (en) | Light emitting diode device | |
US20080099770A1 (en) | Integrated heat spreaders for light emitting devices (LEDs) and related assemblies | |
US20090050921A1 (en) | Light Emitting Diode Array | |
JP5288642B2 (en) | Light emitting element | |
US8373195B2 (en) | Light-emitting diode lamp with low thermal resistance | |
US10236429B2 (en) | Mounting assembly and lighting device | |
US20120025258A1 (en) | Light emitting diode package and light emitting diode module | |
KR101253247B1 (en) | substrate for light emitting device | |
US20100301359A1 (en) | Light Emitting Diode Package Structure | |
EP3384539B1 (en) | Led metal pad configuration for optimized thermal resistance, solder reliability, and smt processing yields | |
JP2010267834A (en) | Optical semiconductor device module and chip for conducting heat used for the same | |
TWI689113B (en) | Light emitting device and manufacturing method thereof | |
JP7179613B2 (en) | device | |
KR101248607B1 (en) | Led array module having heat sink structure using heat well | |
KR101321101B1 (en) | Substrate and semiconductor device package using the same | |
US9356005B2 (en) | Package of light emitting diode with heat sink | |
KR20130141175A (en) | Chip package and manufacturing method therfor | |
KR20120071102A (en) | Semiconductor device and fabricating method thereof | |
KR20150142121A (en) | Semiconductor light emitting device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE |
|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE |
|
17P | Request for examination filed |
Effective date: 20180702 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
AX | Request for extension of the european patent |
Extension state: BA ME |
|
A4 | Supplementary search report drawn up and despatched |
Effective date: 20181023 |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: H01L 33/62 20100101AFI20181017BHEP Ipc: H01L 33/64 20100101ALI20181017BHEP |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R079 Ref document number: 602016021080 Country of ref document: DE Free format text: PREVIOUS MAIN CLASS: H01L0033640000 Ipc: H01L0033620000 |
|
DAV | Request for validation of the european patent (deleted) | ||
DAX | Request for extension of the european patent (deleted) | ||
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: LUMILEDS HOLDING B.V. |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: GRANT OF PATENT IS INTENDED |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: H01L 33/62 20100101AFI20190306BHEP Ipc: H01L 33/64 20100101ALI20190306BHEP |
|
INTG | Intention to grant announced |
Effective date: 20190410 |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE PATENT HAS BEEN GRANTED |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R096 Ref document number: 602016021080 Country of ref document: DE |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: REF Ref document number: 1182355 Country of ref document: AT Kind code of ref document: T Effective date: 20191015 |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: NL Ref legal event code: MP Effective date: 20190918 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190918 Ref country code: LT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190918 Ref country code: HR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190918 Ref country code: BG Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20191218 Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190918 Ref country code: NO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20191218 |
|
REG | Reference to a national code |
Ref country code: LT Ref legal event code: MG4D |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LV Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190918 Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20191219 Ref country code: RS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190918 Ref country code: AL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190918 |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: MK05 Ref document number: 1182355 Country of ref document: AT Kind code of ref document: T Effective date: 20190918 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20200120 Ref country code: AT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190918 Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190918 Ref country code: RO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190918 Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190918 Ref country code: EE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190918 Ref country code: ES Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190918 Ref country code: PL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190918 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190918 Ref country code: IS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20200224 Ref country code: SM Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190918 Ref country code: CZ Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190918 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R097 Ref document number: 602016021080 Country of ref document: DE |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
PG2D | Information on lapse in contracting state deleted |
Ref country code: IS |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MC Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190918 Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20191130 Ref country code: LI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20191130 Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20191123 Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190918 Ref country code: IS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20200119 |
|
REG | Reference to a national code |
Ref country code: BE Ref legal event code: MM Effective date: 20191130 |
|
26N | No opposition filed |
Effective date: 20200619 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190918 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20191123 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: BE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20191130 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CY Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190918 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: HU Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO Effective date: 20161123 Ref country code: MT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190918 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: TR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190918 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190918 |
|
P01 | Opt-out of the competence of the unified patent court (upc) registered |
Effective date: 20230530 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20231121 Year of fee payment: 8 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20231123 Year of fee payment: 8 Ref country code: DE Payment date: 20231127 Year of fee payment: 8 |