EP3332608A1 - Circuit optoélectronique à diodes électroluminescentes - Google Patents
Circuit optoélectronique à diodes électroluminescentesInfo
- Publication number
- EP3332608A1 EP3332608A1 EP16750976.9A EP16750976A EP3332608A1 EP 3332608 A1 EP3332608 A1 EP 3332608A1 EP 16750976 A EP16750976 A EP 16750976A EP 3332608 A1 EP3332608 A1 EP 3332608A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- current
- voltage
- switch
- phase
- optoelectronic circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000005693 optoelectronics Effects 0.000 title claims abstract description 81
- 230000003247 decreasing effect Effects 0.000 claims abstract description 30
- 230000000712 assembly Effects 0.000 claims abstract description 9
- 238000000429 assembly Methods 0.000 claims abstract description 9
- 230000007423 decrease Effects 0.000 claims description 19
- 238000000034 method Methods 0.000 claims description 12
- 230000006870 function Effects 0.000 claims description 10
- 230000003213 activating effect Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 15
- 230000004913 activation Effects 0.000 description 9
- XLOMVQKBTHCTTD-UHFFFAOYSA-N Zinc monoxide Chemical compound [Zn]=O XLOMVQKBTHCTTD-UHFFFAOYSA-N 0.000 description 4
- 230000001174 ascending effect Effects 0.000 description 3
- 150000001875 compounds Chemical class 0.000 description 3
- 239000004065 semiconductor Substances 0.000 description 3
- 229910002601 GaN Inorganic materials 0.000 description 2
- 230000003698 anagen phase Effects 0.000 description 2
- 238000001514 detection method Methods 0.000 description 2
- 230000002829 reductive effect Effects 0.000 description 2
- 238000004088 simulation Methods 0.000 description 2
- 239000011787 zinc oxide Substances 0.000 description 2
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 1
- 101000868045 Homo sapiens Uncharacterized protein C1orf87 Proteins 0.000 description 1
- 101100329776 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) CUR1 gene Proteins 0.000 description 1
- 102100032994 Uncharacterized protein C1orf87 Human genes 0.000 description 1
- 230000006866 deterioration Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 229910021478 group 5 element Inorganic materials 0.000 description 1
- 229910021476 group 6 element Inorganic materials 0.000 description 1
- 230000000670 limiting effect Effects 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 239000002070 nanowire Substances 0.000 description 1
- 230000000284 resting effect Effects 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
- H05B45/00—Circuit arrangements for operating light-emitting diodes [LED]
- H05B45/40—Details of LED load circuits
- H05B45/44—Details of LED load circuits with an active control inside an LED matrix
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
- H05B45/00—Circuit arrangements for operating light-emitting diodes [LED]
- H05B45/30—Driver circuits
- H05B45/395—Linear regulators
- H05B45/397—Current mirror circuits
Definitions
- the present description relates to an optoelectronic circuit, in particular an optoelectronic circuit comprising light-emitting diodes.
- an optoelectronic circuit comprising light-emitting diodes with an alternating voltage, in particular a sinusoidal voltage, for example the mains voltage.
- FIG. 1 shows an exemplary optoelectronic circuit 10 comprising input terminals IN] _ and I3 ⁇ 4 between which is applied an AC voltage V j ⁇ .
- the optoelectronic circuit 10 further comprises a rectifying circuit 12 comprising a diode bridge 14, receiving the voltage VJ and supplying a rectified voltage V ⁇ LIM which supplies the light-emitting diodes 16, for example connected in series with a resistor 15. called I LIM ⁇ e ⁇ current flowing through the light emitting diodes 16.
- FIG. 2 is a timing diagram of the supply voltage V V LIM and the supply current I V LIM for an example in which the AC voltage V i corresponds to a sinusoidal voltage.
- a disadvantage is that as long as the voltage V ⁇ LIM is less than the sum of the threshold voltages of the light-emitting diodes 16, no light is emitted by the optoelectronic circuit 10. An observer can perceive this absence of light emission when the duration of each OFF phase of absence of light emission between two ON phases of light emission is too important. One possibility to increase the duration of each ON phase is to reduce the number of light-emitting diodes 16. A disadvantage is that the electrical power lost in the resistance is important.
- U.S. Publication 2012/0056559 discloses an optoelectronic circuit in which the number of electro ⁇ LEDs receiving the supply voltage V ⁇ J gradually increases during a growth phase of the supply voltage and gradually decreases at a decay phase of the supply voltage. This is achieved by a switching circuit adapted to short-circuit a larger or smaller number of light-emitting diodes according to the evolution of the voltage. This reduces the duration of each phase of absence of emission of light.
- a disadvantage of the optoelectronic circuit described in the publication US 2012/0056559 is that the supply current of the light-emitting diodes does not vary continuously, that is to say that there are sudden interruptions of current flow at during the variation of the voltage. This causes variations over time in the light intensity provided by electroluminescent diodes that can be perceived by an observer. This also causes a deterioration in the harmonic distortion rate of the current supplying the light-emitting diodes of the optoelectronic circuit.
- An object of an embodiment is to overcome all or part of the disadvantages of the optoelectronic circuits described above.
- Another object of an embodiment is to reduce the duration of the phases of absence of light emission by the optoelectronic circuit.
- Another object of an embodiment is that the current supplying the light-emitting diodes varies substantially continuously.
- an embodiment provides an optoelectronic circuit for receiving a variable voltage containing an alternation of increasing and decreasing phases, the optoelectronic circuit comprising:
- a current source connected to each set, among at least some of the plurality of sets, by a switch;
- a first comparison module adapted to compare the current flowing through the switch to a current threshold
- a second module for comparing a voltage representative of the voltage at the terminals of the current source at a voltage threshold
- control module connected to the first and second comparison modules and adapted, during each increasing phase and each decreasing phase, to control the openings and closures of the switches according to signals provided by the first and second comparison modules.
- the control module is adapted, during each increasing phase, for each switch, to control the opening of said switch when the current flowing in the adjacent and closed switch goes above the current threshold, and, during each decreasing phase, for each open switch adjacent to a closed switch, controlling the closing of said switch when said voltage drops below the voltage threshold.
- the current source is adapted to supply a current whose intensity depends on at least one control signal.
- the current source is adapted to supply a current whose intensity varies among several distinct intensity values as a function of the number of sets traversed by said current during at least one increasing or decreasing phase.
- the optoelectronic circuit is adapted to receive a modulation signal external to the optoelectronic circuit and the current source is adapted to modify said intensity values as a function of said modulation signal.
- the current source comprises elementary current sources connected in parallel and adapted to be activated and deactivated independently of one another.
- the elementary current sources are adapted to supply currents having the same intensity or having different intensities.
- control module is adapted to activate at least one of the elementary current sources during at least one increasing phase and is adapted to deactivate at least one of the elementary current sources during at least one decreasing phase.
- one of the elementary current sources is adapted to supply a current having a given intensity and the other elementary current sources are adapted to each provide a current having an intensity equal to the product of a power of two and said given intensity.
- control module is adapted to control the switches for connecting the light-emitting diode assemblies according to a plurality of connection configurations successively in a first order during each increasing phase of the variable voltage and a second order in the course of each decreasing phase of the variable voltage and is adapted to activate the elementary current sources in a third order during each increasing phase of the variable voltage and to disable the elementary current sources in a fourth order during each increasing phase of the variable voltage.
- the optoelectronic circuit comprises a memory in which are stored several values of the control signal of the current source each corresponding to the supply by the current source of a current whose intensity varies among said several values. intensity.
- the optoelectronic circuit comprises means for modifying the evolution profile of the intensity of said current as a function of the number of assemblies crossed by said current during at least one increasing or decreasing phase.
- Another embodiment provides a method of controlling a plurality of sets of light-emitting diodes, said assemblies being series-connected and powered by a variable voltage, containing an alternation of increasing and decreasing phases, each set of at least some sets of the plurality of assemblies, being connected to a current source by a switch, the method comprising the following steps: for each switch, compare the current flowing through the switch to a current threshold;
- the method further comprises the following step:
- the current source comprises at least two elementary current sources connected in parallel and in which at least one of the elementary current sources is activated during at least one increasing phase and at least one one of the elementary current sources is deactivated during at least one decreasing phase.
- the current source comprises at least three elementary current sources connected in parallel, in which, for at least successive increasing and decreasing phases, the number of activated elementary current sources increases from the beginning to the end of the current.
- the increasing phase and the number of activated elementary current sources decreases from the beginning to the end of the decreasing phase or in which the number of activated elementary current sources increases and then decreases from the beginning to the end of the increasing phase and the number of sources Activated elementary current increases and then decreases from the beginning to the end of the decreasing phase.
- FIG. 1, previously described, is an electrical diagram of an example of an optoelectronic circuit comprising light-emitting diodes
- FIG. 2 previously described, is a timing diagram of the voltage and the supply current of the light-emitting diodes of the optoelectronic circuit of FIG. 1;
- FIG. 3 represents an electrical diagram of an embodiment of an optoelectronic circuit comprising light-emitting diodes
- FIGs 4 and 5 illustrate two arrangements of light emitting diodes of the optoelectronic circuit of Figure 3;
- FIGS 6 to 9 show electrical diagrams of more detailed embodiments of parts of the optoelectronic circuit of Figure 3;
- Figure 10 is a timing chart of voltages and currents of the optoelectronic circuit of Figure 3;
- Fig. 11 shows a circuit diagram of another embodiment of the current source of the optoelectronic circuit of Fig. 3;
- FIGS. 12A and 12B are chronograms of voltages and currents of the optoelectronic circuit of FIG. 3 for two embodiments of a method for controlling the current source of the optoelectronic circuit;
- FIGS. 13 to 17 show electrical diagrams of other embodiments of the current source of the optoelectronic circuit of FIG. 3;
- FIGS. 18 and 19 represent evolution curves, obtained by simulation, of voltages and currents of the optoelectronic circuit of FIG. 3 for two modes of performing the method of controlling the current source of the optoelectronic circuit.
- the same elements have been designated by the same references in the various figures and, in addition, the various figures are not drawn to scale.
- the terms “approximately”, “substantially”, and “of the order of” mean within 10%, preferably within 5%.
- the term “power factor” of an electronic circuit is the ratio between the active power consumed by the electronic circuit and the product of the rms values of the current and of the voltage supplying the electronic circuit.
- FIG. 3 represents a circuit diagram of an embodiment of an optoelectronic circuit 20 comprising a switching device for light-emitting diodes.
- the elements of the optoelectronic circuit 20 common with the optoelectronic circuit 10 are designated by the same references.
- the optoelectronic circuit 20 comprises the rectifier circuit 12 receiving the supply voltage V j between the terminals IN 1 and I 2 and supplying the voltage V 1 J rectified between nodes A 1 and A 2.
- the circuit 20 can directly receive a rectified voltage, the rectifier circuit may then not be present.
- the potential at the node A2 may correspond to the low reference potential with respect to which the voltages of the optoelectronic circuit 20 are referenced.
- the optoelectronic circuit 20 comprises N series sets of elementary light-emitting diodes, called global light-emitting diodes Dj_ in the following description, where i is an integer ranging from 1 to N and where N is an integer between 2 and 200.
- each global emitting diode D] ⁇ 3 ⁇ 4 comprises at least one elementary emitting diode and is preferably composed of the series connection and / or parallel to at least two light emitting diodes elementary.
- N diodes electro ⁇ Dj_ overall luminescent are connected in series, the cathode of the overall Dj_ emitting diode being connected to the anode of the overall light emitting diode Dj_ +] _, for i varying from 1 to Nl.
- the anode of the overall light-emitting diode D] _ is connected to the node A] _.
- the global light-emitting diodes Dj 1, i ranging from 1 to N, may comprise the same number of elementary light emitting diodes or different numbers of elementary light-emitting diodes.
- the overall light-emitting diode D] _ comprises R branches 26 connected in parallel, each branch comprising S diodes beachlumines ⁇ elementary Centes 27 connected in series in the same direction passing, R and S being integers greater than or equal to 1.
- the overall light-emitting diode D] _ comprises P blocks 28 connected in series, each block including Q elementary emitting diodes 27 connected in parallel, P and Q being integers greater than or equal to 1 and Q may vary from block to block.
- Others% D2 overall light emitting diodes may have a structure similar to the recent global electroluminescent diode D] _ shown in Figure 4 or 5.
- the elementary light-emitting diodes 27 are, for example, planar light-emitting diodes, each comprising a stack of layers resting on a plane face, of which at least one active layer adapted to emit light.
- the elementary light-emitting diodes 27 are, for example, light-emitting diodes formed from three-dimensional semiconductor elements, in particular microwires, nanowires or pyramids, comprising, for example, a semiconductor material based on a compound comprising for the most part at least a Group III element and a Group V element (by gallium nitride GaN), hereinafter called compound III-V, or comprising predominantly at least one group II element and a group VI element (for example zinc oxide ZnO), hereinafter called compound II-VI.
- Each three-dimensional semiconductor element is covered with at least one active layer adapted to emit light.
- the optoelectronic circuit 20 comprises a current source 30, one terminal of which is connected to the node A2 and the other terminal of which is connected to a node A3.
- the voltage at the terminals of the current source 30 and the current supplied by the current source 30 are called VQ2.
- the optoelectronic circuit 20 may comprise a circuit, not shown, which provides a reference voltage for supplying the current source, possibly obtained from the voltage V ALIM-
- the circuit 20 comprises a device 32 for switching the global light-emitting diodes Dj 1, i varying from 1 to N.
- the device 32 comprises Nl controllable switches SW ] _ to Sl% _ ] _.
- Each switch SW-j, i varying from 1 to Nl is mounted between the node A3 and the cathode of the global light-emitting diode D-j.
- Each switch SW-j, i varying from 1 to N1 is controlled by a signal Sj_ supplied by a control module 34.
- Ij_ the current flowing in the switch SW-j
- A the current flowing in the global light-emitting diode
- a switch may, in addition, be present between the cathode of the global light emitting diode and the node
- the current source 30 is also controlled by the control module 34.
- the control module 34 may, in whole or in part, be realized by a dedicated circuit or may comprise a microprocessor or a microcontroller adapted to execute a sequence of instructions stored in a memory.
- the signal Sj_ is a binary signal and the switch SW-j_ is open when the signal Sj_ is in a first state, for example the low state, denoted "0", and the switch SW-j_ is closed when the signal Sj_ is in a second state, for example the high state, denoted "1".
- Each switch SW-j_ is, for example, a switch based on at least one transistor, in particular a metal oxide oxide or MOS transistor field effect transistor, enriched (normally closed) or depleted (normally open).
- each switch SW-j corresponds to a MOS transistor, for example N-channel, whose drain is connected to the cathode of the global light-emitting diode Dj_, the source of which is connected to the node A3 and whose gate receives the signal Sj_.
- the optoelectronic circuit 20 comprises, for i ranging from 1 to N1, a current sensor 36j_, provided between the node A3 and the switch SW-j_, supplying a signal CURj_ to the control module 34.
- the optoelectronic circuit 20 comprises, in in addition, a current sensor 36 ⁇ provided between the node A3 and the cathode of the global light emitting diode and providing a signal CURJVJ to the control module 34.
- the optoelectronic circuit 20 comprises a voltage sensor 38 provided between the source of the current 30 and the node A3 and providing a signal VOLT to the control module 34.
- the signal CUR1_ is representative of the intensity of the current.
- the signal CUR1_ indicates whether the intensity of the current Ij_ is greater than a current threshold.
- the current threshold may be the same for each current Ij_ or may be different depending on the current Ij_ considered.
- the signal VOLT is representative of the voltage Vcg. According to another embodiment, the signal VOLT indicates whether the voltage Vg is greater than a voltage threshold.
- the voltage sensor 36 may then comprise an operational amplifier mounted as a comparator providing the signal VOLT, the input of which is not invertor is connected to the node A3 and whose inverting input receives the voltage threshold.
- Fig. 6 shows a circuit diagram of a more detailed embodiment of the current source 30.
- the power source 30 comprises an ideal current source 40 having a terminal connected to a source of power. a high reference potential VREF.
- the other terminal of the current source 40 is connected to the drain of a diode-mounted N-channel transistor MOS 42.
- the source of the MOS transistor 42 is connected to the node A2.
- the gate of the MOS transistor 42 is connected to the drain of the MOS transistor 42.
- the high reference potential VREF can be supplied from the voltage LIM LIM. It can be constant or vary depending on the voltage.
- the intensity of the current supplied by the current source 30 may be constant or be variable, for example vary according to the voltage.
- the current source 30 comprises an N-channel MOS transistor 44 whose gate is connected to the transistor gate 42 and whose source is connected to the node A2.
- the drain of the transistor 44 is connected to the node A3, the voltage sensor 38 not being shown in FIG. 6.
- the MOS transistors 42 and 44 form a current mirror which reproduces the current I g provided by the current source 40, possibly with a multiplicative factor.
- FIG. 7 shows an embodiment of the current sensor 36-j in which the current sensor 36-j comprises a resistor 46 connected in series between the node A3 and the switch SW-j, represented in FIG. 7 by a transistor MOS, and a comparator-mounted operational amplifier 48 supplying the signal CUR1_, whose non-inverting input (+) is connected to a terminal of the resistor 46-j and whose inverting input (-) is connected to the other bound of the resistance 46j_.
- Amplifier 48j includes a terminal for adjusting the offset voltage V " offset" or reference voltage of the amplifier Amplifier 48 provides the signal CUR1 at a first state when the voltage across the terminals of the resistor -j_ is greater than the offset voltage 0 ff se -
- FIG. 8 shows a more detailed embodiment of the comparator 48 and a circuit providing the reference voltage V 0 ff se . -.
- the comparator 48-j_ comprises a first differential pair P] _ comprising for example two MOS transistors powered by a current IBIAS E ⁇ detects the current flowing through the resistor 46j_, not shown in FIG. 8 and located between the gates Vp] _ us and V m -j_ bare transistors of the pair P] _.
- the nodes 0] _ and O2 are connected to the drains of the transistors of the pair P] _ ⁇
- the comparator 48-j_ comprises a second differential pair P2 comprising for example two MOS transistors powered by a current IBIAS e ⁇ 3 ⁇ 4 u i provides the voltage reference 0 ff se -
- the nodes 0] _ and O2 are, in addition, connected to the drains of the transistors of the pair P2 ⁇
- - is proportional to a bias current Klçg, image current Içg provided by the current source 30, the resistor RREF traversed by the previous current and the ratio of the transconductances of the differential pairs.
- An amplifier output stage connected to the nodes 0] _ and O2 provides a signal at a state "1" or "0" according to the sign of the voltage between the nodes 0] _ and O2.
- the current sensor may comprise a current mirror. Only a small fraction of the current flowing through the switch SW-j is then diverted to a current comparator.
- FIG. 9 shows another embodiment of the current sensor 36-j in which the current sensor 36 comprises a resistor 50 and a diode 52 connected in series between the node A3 and the switch SW-j, represented in FIG. 9 by a MOS transistor, the cathode of the diode 52_ being connected to the resistor 50j.
- the current sensor 36-j further comprises a bipolar transistor 54j whose base is connected to the anode of the diode 52 whose collector supplies the signal CUR11 and the emitter of which is connected to the node A3 by a resistor 56. .
- the collector of the bipolar transistor 54 is connected to a terminal of a source of a reference current CREF whose other terminal is connected to the source of the reference potential VREF.
- the maximum voltages applied to the electronic components, in particular the MOS transistors, the current sensors 36-j and the voltage sensor 38 remain small compared with the maximum value that the voltage V " ALIM-II n 'can take. It is then not necessary to provide, for the current sensors 36-j and the voltage sensor 38, electronic components capable of supporting the maximum value that can take the voltage V LJ.
- the operation of the optoelectronic circuit 20 is as follows. At the beginning of an ascending phase of the voltage Vp j ⁇ M, the switches SW-j, i varying from 1 to Nl, are closed, that is to say electrically conducting. In an ascending phase, for i ranging from 1 to Nl, while the global light emitting diodes D ] _ to Dj__ ] _ are busy and the global light emitting diodes D-j_ to are blocked, when the voltage across the light emitting diode overall Dj_ becomes greater than the threshold voltage of the global electroluminescent diode Dj_, it becomes a pass and a current begins to flow in the global light emitting diode Dj_.
- the passage of the current is detected by the current sensor 36j.
- the module 34 then controls the opening of the switch SW-1.
- the switches SW.sub.j, i ranging from 1 to N.sub.1 are open.
- the overall light-emitting diodes D] _ D-j __] _ being conducting and the overall light emitting diodes D-j_ to being blocked when the voltage Vcg decreases below a voltage threshold, this means that the voltage across the current source 30 may become too low for it to function properly and deliver its rated current. This means that it is necessary to reduce the number of diodes Di in conduction to increase the voltage at the terminals of the source of current.
- each switch SW-j_ is produced by an N-channel MOS transistor whose drain is connected to the cathode of the global light-emitting diode Dj_ and whose source is connected to the current sensor 36 j _
- the voltage between the drain of the switch SW-j and the node A2 decreases until the operation of the transistor SW-j passes from the saturation regime to the linear regime. This causes an increase in the voltage between the gate and the source of the transistor SW-j and thus a decrease in the voltage V sg.
- the switch SW is closed.
- the embodiment of the SW-j_ switch control method described above does not depend on the number of elementary light-emitting diodes that make up each global light-emitting diode D-j and therefore does not depend on the threshold voltage of each diode. global electroluminescent.
- FIG. 10 represents timing diagrams of the supply voltage V.sub.LIM, signals S.sub.i, i ranging from 1 to N.sup.l, currents i varying from 1 to N., current I.sub.g and voltage
- VQ2 illustrating the operation of the optoelectronic circuit 20 according to the embodiment shown in FIG. 3 in the case where N is equal to 4, in the case where each global light-emitting diode Dj_ comprises the same number of elementary light-emitting diodes arranged in the same configuration, and therefore has the same threshold voltage Vled and in the case where the current source 30 provides a constant ICS current.
- tg at tg successive instants.
- the overall light-emitting diode D1 becomes on (phase P1) and the voltage at the terminals of the overall light-emitting diode D] _ remains then substantially constant and equal to Vled.
- the VQS voltage is high enough to enable activation of the current source 30
- the IQS current flows in the overall light emitting diode D 1 which emits light.
- the current IQS flows entirely in the branch comprising the switch SW] _ and the current I] _ is equal to IQS-
- the voltage VQ is preferably substantially constant when the current source 30 is in operation. .
- FIG. 10 it has been assumed that the current source 30 is turned on before the global light emitting diode D1 becomes turned on so that the current IQS flows in the overall light emitting diode D1 from time t1.
- the module 34 controls the opening of the switch SW] _ (signal SI set to "0").
- the current I1 is zero and the current I2 increases to IQS.
- the phase P2 corresponds to a phase of light emission by the global light emitting diodes D1 and D2.
- the control module 34 the opening of the switch SW-j_ when the current li + i flowing in the branch containing the switch SW-j_ +] _ exceeds the current threshold.
- the stage P + i corresponds to the light emission from the overall light-emitting diodes D] _ D-j_ +] _.
- the module 34 controls opening of the switch SW2 by the last “0” and the signal S2 at time t / [, the module 34 controls opening of the switch SW3 by setting "0" to signal S3.
- the power supply voltage LIM reaches its maximum value during phase P4 and initiates a downward phase.
- the module 34 controls the closing of the switch SW3 by setting" 1 "of the signal S3, the current Icg then circulates completely in the branch containing the switch SW3, the current I4 then vanishes and the current I3 passes to the
- the module 34 controls the closing of the switch SW2 by setting "1" of the signal S2 and, at the moment ⁇ , the module 34 controls the closing of the switch SW ] _ by setting the signal S ] _ to "1".
- the voltage across the global light emitting diode D ] falls below the voltage Vled.
- the global light-emitting diode D] _ is no longer conductive and the current I] _ drops to zero.
- the optoelectronic circuit is sized, in particular by a suitable choice. the detection threshold of the comparison module 38 and the properties of the switches Sj_ and sets of light-emitting diodes D-j_, so that the temporary decrease in the voltage Vcg is low enough not to be detected by the comparison module 38.
- the control module 34 is adapted to ignore a detection of a decrease of the voltage Vgg by the comparison module 38 during an increasing phase of the supply voltage ⁇ LIM . This can be accomplished by temporarily disabling the comparator module 38 during each increasing phase or for a specified period of time after each SW-j switch is opened.
- the current source 30 is a current source controlled by the control module 34 and adapted to supply a current Icg that remains uninterrupted as long as the supply voltage V ⁇ LIM is greater than the threshold voltage of the global light emitting diode D ] _. According to one embodiment, the current source 30 is adapted to supply a variable current at different levels as a function of the number of global electroluminescent diodes that are on.
- Fig. 11 shows an embodiment of the current source 30 in which the current source 30 comprises M controllable elementary current sources CS ] _ to CS j [ where M is an integer which can vary from 1 to N. Preferably, M is equal to N.
- the elementary current sources CSj, j ranging from 1 to M are connected in parallel between the node A3 and the node A2.
- Each elementary current source CSj is activated or deactivated by the control module 34 by a control signal Cj.
- the signal Cj is a binary signal and the elementary current source CSj is off when the signal Cj is in a first state, for example the low state, and the current source CSj is activated when the signal Cj is in a second state, for example the high state.
- the C] _ signal may not be present and the current source CS] _ can be activated automatically, that is to say, it provides a current when energized by a voltage sufficient.
- the current source 30 is adapted to supply a current I g having an intensity at one of several constant levels and the level of which depends on the number of global electroluminescent diodes that are on. Currents provided by the elementary current sources CSj of the current source 30 may be the same or different. According to one embodiment, each elementary current source CSj is adapted to provide a current of intensity I * 2 ⁇ 1. The current source 30 is then adapted to provide a current Içg whose intensity can, depending on the signals control Cj, take any value k * I, k ranging from 0 to 2 ⁇ -1.
- FIG. 12A illustrates an embodiment of activation sequence of the current sources which makes it possible to increase the power factor of the optoelectronic circuit with respect to the case where the current is constant.
- 12A shows signals S of evolution curves] _, S2 and S3, signals of evolution curves C] _, C2, C3 and C4, and the current iQ5 when the opto-electronic circuit 20 comprises four global emitting diodes and four elementary current sources CSj in parallel, during a cycle of the voltage V ALIM in the case where the voltage VJN is a sinusoidal voltage.
- Control of S] _ signals S2 and S3 is identical to that previously described in connection with Figure 10 and ⁇ 2, I3 and I4 are increasing intensity values of the current les
- the signals Sj_, i varying from 1 to Nl are initially at “1” so that the switches SW-j_ are on.
- the signal C] _ is at "1” so that the current source CS] _ is enabled.
- the global light emitting diode D ] _ becomes conducting and is traversed by the current Icg whose intensity is equal to I ] _.
- the switches SW] _, SW2 and SW3 are opened successively at times t] _, t2 and t3 As the elevation of the voltage V ⁇ J for the overall light emitting diodes D2, D3 and D4 are successively fed while running.
- the current sources CS2, CS3 and CS4 are activated successively at the times t2, t3 and t4 as the voltage V ⁇ JM is raised so that the intensity of the supply current Icg is successively equal. at ⁇ 2, I3 and I4.
- the switches SW3, SW2 and SW ] _ are closed successively at times t5, tg and successively short-circuit the global light emitting diodes D4, D3 and D2.
- the current sources CS4, CS3 and CS2 are deactivated successively at times t5, tg and so that the intensity of the current feed Icg is successively equal to I3, I2 and I ] _.
- the current I sg is canceled.
- the current sources are activated so that the supply current I sg follows as well as possible the general shape of a sinusoid, that is to say the shape of the voltage V V LIM in phase with this one.
- the power factor of the optoelectronic circuit is then increased.
- Fig. 12B is similar to Fig. 12A and illustrates an embodiment of the current source activation sequence which reduces the perceived flicker by an observer.
- the curves of FIG. 12B were obtained with the optoelectronic circuit used to obtain the curves of FIG. 12A, with the difference that the activation sequence of the current sources is modified.
- the C] _ and C2 signals are initially at “1” and the signals C3 and C4 are initially "0” so that the current sources CS] _ and CS2 are enabled and, at the instant t ] _, the current intensity ICG through the overall light emitting diode D] _ equals at time t2, the signal C3 is set to "1” so that the current intensity passing through iQ5 overall light-emitting diodes D ] and D2 is equal to I3.
- the signal C3 is set to "0” so that the current intensity ICG through the overall light-emitting diodes D] _, D2 and D3 is equal to I2.
- the signal C2 is set to "0" so that the current intensity ICG through the overall light-emitting diodes D] _, D2, D3 and D4 is equal to I] _.
- a symmetric activation sequence is performed at times t5, tg, and tg.
- the intensity of the current is controlled so that the emission light power of the optoelectronic circuit is close to the average luminous power emitted on an alternation of the voltage.
- the variations of the luminous power perceived by the observer are then reduced.
- the values of the control signals Cj can be stored in a memory of the control module 34 for each switching configuration of the switches.
- the control of the current source 30 by the control module 34 can be modified during the operation of the optoelectronic circuit, for example according to whether it is desirable to increase the power factor of the optoelectronic circuit. or reduce flicker perceived by an observer.
- the current source 30 comprises elementary current sources CSj
- the optoelectronic circuit may be implemented in the form of an integrated circuit comprising a dedicated pin to which a control signal of the control module 34 representative of the desired control of the current source 30 is applied.
- the control module 34 comprises a memory programmable by a user and in which are stored data used by the control module 34 for the desired control of the current source 30 by the control module 34.
- FIG. 13 shows a circuit diagram of another embodiment of the current source 30.
- the current source 30 comprises the transistors 42 and 44 forming the current mirror described above in connection with the present invention.
- the current source 30 furthermore comprises the current sources CS ] _ to CS j [ which are connected in parallel between a source of the reference potential.
- Fig. 14 shows a circuit diagram of another embodiment of the current source 30 in which the current source 30 comprises the same elements as the embodiment shown in Fig. 13 and in which each source current CSj, j varying from 1 to M, comprises a resistor 60j connected in series with a MOS transistor 62j, for example P-channel, between the source of the reference potential VREF and the drain of the transistor 42.
- the gate of each transistor 62j receives the control signal Cj.
- each transistor 62j is located on the side of the transistor 42 while each resistor 60 is located on the source side of the reference potential VREF.
- Fig. 15 shows a circuit diagram of another embodiment of the current source 30 in which the current source 30 comprises the same elements as the embodiment shown in Fig. 11 and in which each current source CSj, j varying from 1 to M, comprises a resistor 64j mounted in series with an MOS transistor 66j, for example N-channel, between the node A3 and the node A2.
- MOS transistor 66j mounted in series with an MOS transistor 66j, for example N-channel, between the node A3 and the node A2.
- the gate of each transistor 66j receives the control signal Cj.
- Each transistor 66j is preferably located on the side of the node A3 while each resistor 64 is preferably located on the side of the node A2.
- FIG. 16 represents a circuit diagram of another embodiment of the current source 30 in which the current source 30 comprises a MOS transistor 68, for example an N-channel transistor, whose drain is connected to the node A3 and whose source is connected to a terminal of a resistor 70, the other terminal of the resistor 70 being connected to the node A2.
- the current source 30 comprises an operational amplifier 72 whose non-inverting input (+) is connected to a terminal of a voltage source 74 controllable by the control module 34 and whose inverting input (-) is connected to the midpoint between the transistor 68 and the resistor 70.
- the other terminal of the voltage source 74 is connected to the node A2.
- the output of the operational amplifier 72 is connected to the gate of the transistor 68.
- Fig. 17 shows a circuit diagram of another embodiment of the current source 30 in which the current source 30 comprises a current source 76 having a terminal connected to the source of the reference potential VREF.
- the other terminal of the current source 76 is connected to the drain of a transistor 78 MOS, for example N-channel, diode-mounted.
- the source of the MOS transistor 78 is connected to the node A2.
- the gate of the MOS transistor 78 is connected to the drain of the MOS transistor 78.
- the current source 30 further comprises M MOS transistors 80j, j varying from 1 to M, for example to an N channel.
- the source of each transistor 80j is connected to the node A2.
- the drain of each transistor 80j is connected to the node A3.
- each transistor 80j is connected to the gate of transistor 78 via a switch 82j.
- Each switch 82j is controlled by the control signal Cj provided by the control module 34. Alternatively, the switch 82 ] may not be present.
- Each transistor 80j forms with the transistor 78 a current mirror.
- the current intensity Icg depends on the number of switches 82j that are closed. According to one embodiment, each transistor 80j is identical to the transistor 78. When the switch 82j is closed, the transistor 80j is traversed by a current having the same intensity as the current supplied by the current source 76 and is equivalent to the elementary current source CSj.
- the dimensions of the transistors 80j may be different from those of the transistor 78 and may be different between the transistors 80j so that the intensity of the current flowing through each transistor 80j, when the associated switch 82j is closed, is different from the intensity of the current supplied by the current source 76.
- the intensity of the current flowing through each transistor 80j, when the associated switch 82 is closed is equal to the product of a power of two different and of a reference intensity.
- FIGS. 18 and 19 show evolution curves, obtained by simulation during a cycle of the voltage V ⁇ J in the case where the voltage VJN is a sinusoidal voltage, of the supply voltage Vp j ⁇ M, current I sg and a voltage equal to the sum of the voltages at the terminals of the global electroluminescent diodes which are conducting, when the optoelectronic circuit 20 comprises eight diodes electroluminescent devices and eight elementary current sources CSj in parallel. Each elementary current source CSj is adapted to supply a constant current of the same intensity.
- Fig. 18 was obtained with an activation sequence of the elementary current sources of the current source 30 similar to that previously described in connection with Fig. 12A.
- the average active power consumed by the optoelectronic circuit is 10.55 W, the power factor is 0.99 and the flicker index FI is substantially equal to 33.
- the power factor is substantially equal to 1.
- the optoelectronic circuit satisfies, in addition, the constraints concerning the harmonic currents provided for class D and class C lighting equipment by the NF EN 61000-3-2 standard, November 2014 version, on electromagnetic compatibility .
- Fig. 19 was obtained for an activation sequence of the elementary current sources of the current source 30 similar to that previously described in connection with Fig. 12B.
- the average active power consumed by the optoelectronic circuit is 10.58 W, the power factor is 0.89 and the flicker index F1 is substantially equal to 22.
- the flicker index is reduced compared to the illustrated case. in FIG. 18.
- the optoelectronic circuit furthermore satisfies the constraints concerning the harmonic currents provided for class D lighting equipment, that is to say receiving an active power of less than 25 W, by the standard NF EN 61000-3-2, version of November 2014, on electromagnetic compatibility.
- the optoelectronic circuit is adapted to receive a modulation signal external to the optoelectronic circuit and the current source 30 can modify the intensity values of the current I sg as a function of the modulation signal.
- the optoelectronic circuit may comprise a terminal dedicated to the reception of the modulation signal.
- the modulation signal may be received by the control module 34 which accordingly controls the current source 30.
- the modulation signal may correspond to a voltage.
- the current source 30 is adapted to modulate each intensity value between 0% and 100% depending on the modulation signal.
- the modulation signal can be provided by a drive, in particular a drive that can be actuated by a user.
- the modulation of intensity values can be static, dynamic and digital, or dynamic and analog.
- the modulation signal can be provided by a brightness sensor and the control module 34 can control the current source 30 to modulate the current intensity values, for example to take account of variations in the ambient luminosity and / or variations of the light emitted by the global light-emitting diodes as a function of the temperature.
- the modulation due to the modulation signal takes precedence and the modulation rate is the same for each current intensity value Icg provided by the current source 30.
- each embodiment of the current source 30 described above in connection with FIGS. 13 to 17 may be used for the implementation of the control method embodiments. of the current source described above in connection with FIGS. 12A and 12B.
Landscapes
- Circuit Arrangement For Electric Light Sources In General (AREA)
- Led Devices (AREA)
Abstract
Description
Claims
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR1557480A FR3039943B1 (fr) | 2015-08-03 | 2015-08-03 | Circuit optoelectronique a diodes electroluminescentes |
PCT/FR2016/051843 WO2017021610A1 (fr) | 2015-08-03 | 2016-07-19 | Circuit optoelectronique a diodes electroluminescentes |
Publications (2)
Publication Number | Publication Date |
---|---|
EP3332608A1 true EP3332608A1 (fr) | 2018-06-13 |
EP3332608B1 EP3332608B1 (fr) | 2019-02-13 |
Family
ID=54608726
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP16750976.9A Active EP3332608B1 (fr) | 2015-08-03 | 2016-07-19 | Circuit optoélectronique à diodes électroluminescentes |
Country Status (6)
Country | Link |
---|---|
US (1) | US10264633B2 (fr) |
EP (1) | EP3332608B1 (fr) |
KR (1) | KR20180033241A (fr) |
CN (1) | CN108029172B (fr) |
FR (1) | FR3039943B1 (fr) |
WO (1) | WO2017021610A1 (fr) |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7960000B2 (en) * | 2005-03-15 | 2011-06-14 | Prc Desoto International, Inc. | Method and apparatus for removing paint and sealant |
US7880400B2 (en) * | 2007-09-21 | 2011-02-01 | Exclara, Inc. | Digital driver apparatus, method and system for solid state lighting |
CN102362221B (zh) * | 2009-03-24 | 2014-08-06 | Nec显示器解决方案株式会社 | 图像产生装置的防尘结构和投影显示装置 |
US8569956B2 (en) * | 2009-06-04 | 2013-10-29 | Point Somee Limited Liability Company | Apparatus, method and system for providing AC line power to lighting devices |
KR101272033B1 (ko) * | 2011-10-27 | 2013-06-07 | 주식회사 실리콘웍스 | Led구동장치 |
WO2013191806A1 (fr) * | 2012-06-21 | 2013-12-27 | Altoran Chip & Systems Inc. | Circuit d'attaque de diode électroluminescente |
KR101267278B1 (ko) * | 2012-11-22 | 2013-05-27 | 이동원 | 변조지수가 개선된 엘이디 조명장치 |
KR101503874B1 (ko) * | 2013-09-25 | 2015-03-19 | 매그나칩 반도체 유한회사 | 발광 다이오드 구동 회로 및 이를 포함하는 조명 장치 |
EP2894944A1 (fr) * | 2014-01-14 | 2015-07-15 | Dialog Semiconductor GmbH | Procédé permettant d'améliorer la précision d'un convertisseur numérique-analogique (IDAC) exponentiel utilisant un MSB à pondération binaire |
US9544485B2 (en) * | 2015-05-27 | 2017-01-10 | Google Inc. | Multi-mode LED illumination system |
-
2015
- 2015-08-03 FR FR1557480A patent/FR3039943B1/fr not_active Expired - Fee Related
-
2016
- 2016-07-19 EP EP16750976.9A patent/EP3332608B1/fr active Active
- 2016-07-19 WO PCT/FR2016/051843 patent/WO2017021610A1/fr active Application Filing
- 2016-07-19 CN CN201680055813.8A patent/CN108029172B/zh active Active
- 2016-07-19 US US15/750,172 patent/US10264633B2/en active Active
- 2016-07-19 KR KR1020187004956A patent/KR20180033241A/ko active IP Right Grant
Also Published As
Publication number | Publication date |
---|---|
FR3039943B1 (fr) | 2017-09-01 |
WO2017021610A1 (fr) | 2017-02-09 |
US10264633B2 (en) | 2019-04-16 |
KR20180033241A (ko) | 2018-04-02 |
FR3039943A1 (fr) | 2017-02-10 |
EP3332608B1 (fr) | 2019-02-13 |
CN108029172A (zh) | 2018-05-11 |
US20180227992A1 (en) | 2018-08-09 |
CN108029172B (zh) | 2019-10-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
FR3013937A1 (fr) | Circuit d'attaque avec une source lumineuse a base de semi-conducteurs, ainsi que procede de fonctionnement d'un circuit d'attaque | |
EP3223590B1 (fr) | Circuit optoélectronique comprenant des diodes électroluminescentes | |
EP3332608B1 (fr) | Circuit optoélectronique à diodes électroluminescentes | |
FR3023119B1 (fr) | Circuit optoelectronique a diodes electroluminescentes | |
FR3040839B1 (fr) | Convertisseur electronique et systeme d'eclairage comprenant un tel convertisseur | |
EP3302003B1 (fr) | Circuit optoélectronique comprenant des diodes électroluminescentes | |
EP3241408A1 (fr) | Circuit optoélectronique a diodes électroluminescentes | |
EP3332607A1 (fr) | Circuit optoelectronique à diodes electroluminescentes | |
WO2015121502A1 (fr) | Circuit optoelectronique a diodes electroluminescentes | |
FR2865884A1 (fr) | Dispositif de regulation du flux des lampes halogenes pour dispositif d'eclairage et/ou de signalisation | |
FR3041203A1 (fr) | Gestion de puissance d'une source lumineuse led a micro- ou nano-fils | |
WO2017162982A1 (fr) | Circuit optoelectronique comprenant des diodes electroluminescentes | |
EP3223589A1 (fr) | Circuit optoélectronique comprenant des diodes électroluminescentes | |
WO2017060657A1 (fr) | Circuit optoelectronique a diodes electroluminescentes | |
WO2017060658A1 (fr) | Circuit optoelectronique a diodes electroluminescentes | |
EP2781023A1 (fr) | Variateur de puissance | |
EP3398408B1 (fr) | Circuit optoélectronique à diodes électroluminescentes | |
FR3023671B1 (fr) | Procede d’alimentation et systeme d’eclairage | |
EP3398410A1 (fr) | Circuit optoélectronique à diodes électroluminescentes | |
FR2924301A1 (fr) | Reglage des leds blanches par serie de 3 | |
FR2543378A1 (fr) | Dispositif pour alimenter un moteur a courant continu au moyen d'un courant alternatif redresse, avec protection contre les surintensites | |
EP2811812A2 (fr) | Circuit et procédé d'alimentation de diodes, dispositif d'éclairage à base de diodes comprenant un tel circuit | |
FR2924298A1 (fr) | Reglage des leds blanches |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE |
|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE |
|
17P | Request for examination filed |
Effective date: 20180208 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
AX | Request for extension of the european patent |
Extension state: BA ME |
|
DAV | Request for validation of the european patent (deleted) | ||
DAX | Request for extension of the european patent (deleted) | ||
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: GRANT OF PATENT IS INTENDED |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
INTG | Intention to grant announced |
Effective date: 20181204 |
|
RIN1 | Information on inventor provided before grant (corrected) |
Inventor name: MERCIER, FREDERIC Inventor name: JOUBERT, NICOLAS Inventor name: GRAS, DAVID |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE PATENT HAS BEEN GRANTED |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D Free format text: NOT ENGLISH |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP Ref country code: AT Ref legal event code: REF Ref document number: 1096982 Country of ref document: AT Kind code of ref document: T Effective date: 20190215 |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D Free format text: LANGUAGE OF EP DOCUMENT: FRENCH |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R096 Ref document number: 602016009963 Country of ref document: DE |
|
REG | Reference to a national code |
Ref country code: LT Ref legal event code: MG4D |
|
REG | Reference to a national code |
Ref country code: NL Ref legal event code: MP Effective date: 20190213 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190613 Ref country code: NO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190513 Ref country code: FI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190213 Ref country code: LT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190213 Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190213 Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190213 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190514 Ref country code: BG Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190513 Ref country code: IS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190613 Ref country code: LV Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190213 Ref country code: HR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190213 Ref country code: RS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190213 |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: MK05 Ref document number: 1096982 Country of ref document: AT Kind code of ref document: T Effective date: 20190213 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190213 Ref country code: RO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190213 Ref country code: CZ Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190213 Ref country code: ES Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190213 Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190213 Ref country code: EE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190213 Ref country code: AL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190213 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R097 Ref document number: 602016009963 Country of ref document: DE |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R079 Ref document number: 602016009963 Country of ref document: DE Free format text: PREVIOUS MAIN CLASS: H05B0033080000 Ipc: H05B0045000000 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SM Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190213 Ref country code: PL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190213 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: AT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190213 |
|
26N | No opposition filed |
Effective date: 20191114 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MC Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190213 |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: TR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190213 |
|
REG | Reference to a national code |
Ref country code: BE Ref legal event code: MM Effective date: 20190731 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20190731 Ref country code: LI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20190731 Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20190719 Ref country code: BE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20190731 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20190719 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CY Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190213 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190213 Ref country code: HU Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO Effective date: 20160719 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190213 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: IT Payment date: 20210713 Year of fee payment: 6 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190213 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20220719 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20230721 Year of fee payment: 8 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20230726 Year of fee payment: 8 Ref country code: DE Payment date: 20230719 Year of fee payment: 8 |