EP3271999A2 - Spreizspektrum für schaltnetzteile - Google Patents

Spreizspektrum für schaltnetzteile

Info

Publication number
EP3271999A2
EP3271999A2 EP16720586.3A EP16720586A EP3271999A2 EP 3271999 A2 EP3271999 A2 EP 3271999A2 EP 16720586 A EP16720586 A EP 16720586A EP 3271999 A2 EP3271999 A2 EP 3271999A2
Authority
EP
European Patent Office
Prior art keywords
switch mode
mode power
frequency
power supply
controller
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP16720586.3A
Other languages
English (en)
French (fr)
Other versions
EP3271999B1 (de
Inventor
Michael Thomas Engelhardt
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Linear Technology LLC
Original Assignee
Linear Technology LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Linear Technology LLC filed Critical Linear Technology LLC
Publication of EP3271999A2 publication Critical patent/EP3271999A2/de
Application granted granted Critical
Publication of EP3271999B1 publication Critical patent/EP3271999B1/de
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/44—Circuits or arrangements for compensating for electromagnetic interference in converters or inverters
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02J—ELECTRIC POWER NETWORKS; CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J4/00—Circuit arrangements for mains or distribution networks not specified as AC or DC; Circuit arrangements for mains or distribution networks combining AC and DC sections or sub-networks
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/12—Arrangements for reducing harmonics from AC input or output

Definitions

  • This disclosure relates to switch mode power supplies and to spread spectrum technology.
  • Switch mode power supplies can have noise in their outputs due to switching that takes place in the power supply.
  • One approach for reducing the impact of this noise is to vary the frequency of the switching during operation of the switch mode power supply using spread spectrum technology.
  • Frequency hopping can be used to change the switching frequency. This approach changes the frequency at random, hopping from frequency to frequency. However, a new compensation node voltage in the switch mode power supply may need to be found for each frequency hop, since inductor ripple current may vary with frequency. A current mode feedback loop in the switch mode power supply may therefore need to settle to a new peak current after each frequency hop, impairing the performance of the power supply.
  • Frequency ramping can also be used to change the switching frequency. This approach modulates the clock in the switch mode power supply with a triangular wave to spread out the noise, but to keep the generated noise closer to the switching frequency, instead of over all frequencies. An example of this is described in U.S. Patent 7,362,191. But the triangular wave can still generate multiple smaller birdies at the cost of somewhat smaller excursions on the output voltage in the time domain.
  • a switch mode power supply may utilize a switching signal to control one or more power switches in the switch mode power supply.
  • a switch mode power supply controller may generate and/or control this switching signal.
  • the controller may reduce the peak spectral noise of the switch mode power supply by varying the instantaneous switching frequency at a constant slew rate magnitude that changes sign at random times. This is referred to herein as a "random frequency walk.”
  • the instantaneous switching frequency may be controlled by a signal that is generated by integrating a random bit stream.
  • the stream may repeat at a sub-audio frequency.
  • the integrator may be lossy, so that the output does not wonder off to an arbitrary value.
  • the frequency modulation signal may be filtered by a low pass filter.
  • Figs. 1A-1 D illustrate the output of example switch mode power supplies in the frequency domain.
  • Fig. 1 A illustrates the output from a supply that does not utilize spread spectrum technology
  • Fig. 1 B from a supply that utilizes frequency hopping
  • Fig. 1 C from a supply that utilizes frequency ramping
  • Fig. 1 D from a supply that utilizes a random frequency walk.
  • Figs. 2A-2D illustrates the output of example switch mode power supplies in the time domain.
  • Fig. 2A illustrates the output from a supply that does not utilize spread spectrum technology
  • Fig. 2B from a supply that utilizes frequency hopping
  • Fig. 2C from a supply that utilizes frequency ramping
  • Fig. 2D from a supply that utilizes a random frequency walk.
  • Figs. 3A-3D illustrates schematics of example switch mode power supplies.
  • the supply in Fig. 3A does not utilize spread spectrum technology
  • the supply in Fig. 3B utilizes frequency hopping
  • the supply in Fig. 3C utilizes frequency ramping
  • the supply in Fig. 3D utilizes a random frequency walk.
  • Figs. 4A-4D illustrates examples of voltage controlled current waveforms for an example switch mode power supplies.
  • the supply in Fig. 4A does not utilize spread spectrum technology
  • the supply in Fig. 4B utilizes frequency hopping
  • the supply in Fig. 4C utilizes frequency ramping
  • the supply in Fig. 4D that utilizes a random frequency walk.
  • Fig. 5 shows a block diagram of an example of a switch mode power supply that switches at an externally applied clock frequency.
  • spread spectrum technology can be used to reduce the peak frequency domain noise in the outputs of switch mode power supplies (SMPS).
  • SMPS switch mode power supplies
  • the approaches of frequency hopping and frequency ramping can produce less than ideal results.
  • a modified pseudo random number generator may be used to reduce birdies caused by the clock of a SMPS using a number generator that may have a minimum impact on output excursions in the time domain. This may give better suppression of the original switching frequency birdie, while generating less broadband frequency noise and almost zero time domain noise.
  • the approach may allow the current mode control loop in the switch mode power supply to stay in regulation, while not generating any coherent frequencies that could cause birdies.
  • This approach may work better than frequency hopping because the compensation loop in the switch mode power supply may not be jolted around.
  • the approach may also work better than using a distorted saw waveform, as described in U.S. Patent 7,362, 191 , because it may not require the modulation signal to treated in a coherent manner so that the FM sidebands
  • Figs. 1A-1 D illustrates the output of an example switch mode power supply in the frequency domain.
  • Fig. 1 A illustrates the output from a supply that does not utilize spread spectrum technology
  • Fig. 1 B from a supply that utilizes frequency hopping
  • Fig. 1 C from a supply that utilizes frequency ramping
  • Fig. 1 D from a supply that utilizes a random frequency walk.
  • Figs. 2A-2D illustrates the output of an example switch mode power supply in the time domain.
  • Fig. 2A illustrates the output from a supply that does not utilize spread spectrum technology
  • Fig. 2B from a supply that utilizes frequency hopping
  • Fig. 2C from a supply that utilizes frequency ramping
  • Fig. 2D from a supply that utilizes a random frequency walk.
  • Figs. 3A-3D illustrates schematics of example switch mode power supplies.
  • the supply in Fig. 3A does not utilize spread spectrum technology.
  • the supply in Fig. 3A is a buck switch mode power supply that is operated in peak current mode and has forced continuous inductor current due to synchronous rectification.
  • the input is a voltage source V7.
  • the output is at a node CW which is loaded by a resistor Rloadl .
  • An inductor L1 and a capacitor C11 may form an output filter.
  • the clock may include a diode D12, a capacitor C10, a
  • the Schmitt trigger output may be 0 volts when reset and 1 volt when set.
  • An input voltage on the Schmitt trigger of less than or equal to 0 volt mays may reset the Schmitt trigger and a voltage greater than or equal to 1 volt may set the Schmitt trigger.
  • A7 may not be set and it's output may be 0 volts so that a current in G7 is zero.
  • a current source 11 may supply a constant 5 microamp current to charge the capacitor C10 up until the Schmitt trigger is set. Once set, the output of A7 may be 1 volt and the current of G7 may be 1 milliamp, quickly discharging C10 until A7 resets, current G7 is again zero, and the current source 11 can again charge up C10.
  • These components may generate a clock signal with a repetition frequency set by the current source 11.
  • the frequency may be constant because the current source 11 may be a constant 5 microamp.
  • a flop-flop A8 When A7 is set, a flop-flop A8 may be set, a synchronous rectifier switch S8 may turn off, and a switch S7 may turn on.
  • the current in L1 When S7 is on, the current in L1 may ramp up until its current is proportional to the voltage, V(comp1 ), on the output of an error amplifier.
  • the error amplifier may include the reference voltage V8, a transconductance G8, a compensation network C12 and a diode D1 1.
  • the inductor current may be sensed with a behavioral current source B4 and converted to a voltage via its built in shunt resistance of 1e6 ohms.
  • a comparator A9 may detect when the inductor current has reached the appropriate value and reset the flip-flop A8, turning off the switch S7 and turning on the switch S8.
  • the commutation timing may be adjusted such that S7 and S8 are never both on at the same time.
  • a diode D10 may catch the inductor current while both switches S7 and S8 are off.
  • the diode D1 1 may limit the output voltage range of the error amplifier.
  • the diode D12 may limit the voltage range on the timing capacitor.
  • the .model statements shown in Fig. 3A may define the properties of the switches and diodes.
  • the model definition for S7 may be ".model T
  • the negative hysteresis may mean that the switch smoothly transitions from off to on as the control voltage varies from .1 volt to .9 volt.
  • the negative hysteresis may mean that the device may smoothly transition from off to on as the control voltage increases from -.9 volt to -.1 volt.
  • the model states that the diode may have an off resistance of 10 megaohm and an on resistance of 1 milliohm, but parameter epsilon means that there may be a 1V region of smooth transition between off and on.
  • the model defines the limit to swing nominally from -10 millivolt to 1.2 volts.
  • the clock frequency may be set by the current 11 , which may be constant in the non-spread spectrum case.
  • Fig. 3B illustrates a schematic of an example switch mode power supply that utilizes frequency hopping.
  • the components in FIG. 3B may be the same as the corresponding components in FIG. 3A, except for a time-varying current source that may charge up a clock timing capacitor C1 versus the capacitor C10 in Fig. 3A.
  • Fig. 3A may have a constant current source 11 to make a constant clock period and hence frequency
  • Fig. 3B may have a behavioral current source 12 that periodically steps to a new level to cause an abrupt change in clock period and corresponding frequency.
  • the clock frequency may be set by current I(I2).
  • FIG. 3C illustrates a schematic of an example switch mode power supply that utilizes frequency ramping.
  • the components in FIG. 3C may be the same as the corresponding components in FIG. 3A, except for the time-varying current source that charges up a clock timing capacitor C7 in Fig. 3C versus C10 in Fig. 3A.
  • Fig. 3A may have the constant current source 11 to make a constant clock period and hence frequency
  • Fig. 3C may have a behavioral current source I3 that may regularly ramp the clock period and hence frequency up and down.
  • the current source I3 may yield a triangular wave that ramps from 4.75 microamp to 5.25 microamp and back every 100 microseconds.
  • the clock frequency may be set by current source I3.
  • FIG. 3D illustrates a schematic of an example switch mode power supply that utilizes a random frequency walk.
  • the components in FIG. 3D may be the same as the corresponding components in FIG. 3A, except for the time- varying current source that may charge up a clock timing capacitor C4 in Fig. 3D versus C10 in Fig. 3A.
  • Fig. 3A may have the constant current source 11 to make a constant clock period and hence frequency
  • Fig. 3D may have a behavioral current source I4 that slews at a constant magnitude but random direction.
  • Rand() may be used to return a random number between 0 and 1 , depending on the integer value of its argument, but the value may be boolean compared to .5 which yields either a 0 or 1 . That is, "Rand(time*20K) > .5 ? 1 : -1 )" may be an expression for a random bit stream at 20,000 baud. This bit stream may then be scaled as shown in the figure by a factor of 1 m (engineering notation for .001 ), integrated via the function idt(), and then added to 5 microamp, yielding a current that may slew at a constant magnitude, but randomly up or down, centered at 5 microamp. This current may be used to charge timing capacitor C4 and may make the switch mode power supply switching frequency randomly walk up or down.
  • the clock frequency may be set by the current source I4.
  • Figs. 4A-4D illustrates examples of voltage controlled current waveforms for an example switch mode power supplies.
  • the supply in Fig. 4A does not utilize spread spectrum technology
  • the supply in Fig. 4B utilizes frequency hopping
  • the supply in Fig. 4C utilizes frequency ramping
  • the supply in Fig. 4D utilizes a random frequency walk.
  • Fig. 5 shows a block diagram of an example of a switch mode power supply that switches at an externally applied clock frequency.
  • a clock generator 501 may generate a clock signal for an SMPS 503.
  • the clock generator clock frequency may be controlled by an external signal applied at an input 505.
  • a behavioral source B1 may generate a signal that is an integrated random bit stream to control the clock generator 501 .
  • the switch mode power supply may be an SMPS that uses a clock frequency that slews at a constant slew rate, but random direction up or down.
  • the described approaches may be applied to topologies other than buck, such as but not limited to boost, buck-boost, SEPIC, flyback, Cuk, zeta, and forward.
  • the described approaches are also useful for non-current mode switch mode power supplies, because the clock, with its frequency controlled by a random walk, may still disguise the birdie as stochastic noise with lower peak amplitude in the frequency domain.
  • the described approaches may be applied to non-forced continuous inductor current switch mode power supplies and non-synchronous switch mode power supplies.
  • the described approaches may not have to be implemented with a current controlled oscillator, but any type of oscillator that can be controlled with a signal that slews at a constant magnitude, but random direction up or down.
  • the described approaches may also be used in conjunction with a low pass filter between the signal that varies at constant magnitude slew rate, but random direction, and the frequency controlled oscillator.
  • Relational terms such as “first” and “second” and the like may be used solely to distinguish one entity or action from another, without necessarily requiring or implying any actual relationship or order between them.
  • the terms “comprises,” “comprising,” and any other variation thereof when used in connection with a list of elements in the specification or claims are intended to indicate that the list is not exclusive and that other elements may be included.
  • an element preceded by an “a” or an “an” does not, without further constraints, preclude the existence of additional elements of the identical type.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • Dc-Dc Converters (AREA)
  • Amplifiers (AREA)
EP16720586.3A 2015-03-19 2016-02-29 Spreizband bestimmt für schaltnetzteile Active EP3271999B1 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US201562135553P 2015-03-19 2015-03-19
US14/869,114 US10637254B2 (en) 2015-03-19 2015-09-29 Spread spectrum for switch mode power supplies
PCT/US2016/020022 WO2016148883A2 (en) 2015-03-19 2016-02-29 Spread spectrum for switch mode power supplies

Publications (2)

Publication Number Publication Date
EP3271999A2 true EP3271999A2 (de) 2018-01-24
EP3271999B1 EP3271999B1 (de) 2020-04-01

Family

ID=55911035

Family Applications (1)

Application Number Title Priority Date Filing Date
EP16720586.3A Active EP3271999B1 (de) 2015-03-19 2016-02-29 Spreizband bestimmt für schaltnetzteile

Country Status (5)

Country Link
US (1) US10637254B2 (de)
EP (1) EP3271999B1 (de)
CN (1) CN107408882B (de)
TW (1) TWI596878B (de)
WO (1) WO2016148883A2 (de)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10637254B2 (en) 2015-03-19 2020-04-28 Linear Technology Corporation Spread spectrum for switch mode power supplies

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108549476B (zh) * 2018-03-15 2020-07-10 维沃移动通信有限公司 一种smps工作频率切换的方法及终端
CN109474172A (zh) * 2018-11-29 2019-03-15 广州大学 一种宽输入电压隔离型Cuk变换器拓扑电路
EP4459873A1 (de) * 2023-05-03 2024-11-06 NXP USA, Inc. Integratorschaltung

Family Cites Families (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IT1197969B (it) * 1986-11-12 1988-12-21 Honeywell Inf Systems Circuito ad aggancio di fase
US5101206A (en) * 1989-12-05 1992-03-31 Hewlett-Packard Company Integrating analog to digital converter
US5003454A (en) * 1990-01-09 1991-03-26 North American Philips Corporation Power supply with improved power factor correction
US5309082A (en) * 1992-07-10 1994-05-03 Hewlett-Packard Company Hybrid linear-switching power supply
US6188208B1 (en) * 1999-08-02 2001-02-13 General Electric Company Cycle-skipping power control for AC line-powered loads
US6242982B1 (en) * 1999-11-10 2001-06-05 Scientific-Atlanta, Inc. Amplifier with self setting automatic gain control circuit
US6510068B1 (en) * 2001-07-17 2003-01-21 Douglas A. Bors Pulse width modulation utilizing a shifted control signal
US6847257B2 (en) * 2003-05-23 2005-01-25 Maxim Integrated Products, Inc. Efficient minimum pulse spread spectrum modulation for filterless class D amplifiers
US7061331B2 (en) 2004-02-02 2006-06-13 Agere Systems Inc. Clock generation circuits providing slewing of clock frequency
US7362191B2 (en) 2004-04-29 2008-04-22 Linear Technology Corporation Methods and circuits for frequency modulation that reduce the spectral noise of switching regulators
US8072277B1 (en) * 2005-06-30 2011-12-06 Cypress Semiconductor Corporation Spread spectrum frequency synthesizer
US7741918B1 (en) * 2005-06-30 2010-06-22 Cypress Semiconductor Corporation System and method for an enhanced noise shaping for spread spectrum modulation
US20090135885A1 (en) * 2005-11-07 2009-05-28 Keystone Semiconductor, Inc. Non-linear feedback control loops as spread spectrum clock generator
JP2010506456A (ja) 2006-09-28 2010-02-25 キーストーン セミコンダクター，インコーポレイテッド 到達ロックループ技術を用いたスペクトラム拡散クロック生成器
US20080119140A1 (en) * 2006-11-21 2008-05-22 James Maligeorgos System and method for reducing interference in a highly integrated radio frequency apparatus
US8018279B2 (en) * 2007-06-01 2011-09-13 International Rectifier Corporation Class D amplifier circuit with bi-directional power switch
US8630329B2 (en) * 2009-09-28 2014-01-14 Southeast University High-speed sampling and low-precision quantification pulse ultra-wideband wireless communication method
TW201134075A (en) 2010-03-19 2011-10-01 Sitronix Technology Corp Power supply device capable of linear frequency jittering oscillation
US8633766B2 (en) * 2010-04-19 2014-01-21 Rf Micro Devices, Inc. Pseudo-envelope follower power management system with high frequency ripple current compensation
TW201212541A (en) 2010-09-02 2012-03-16 Richtek Technology Corp Frequency jitter circuit and control method thereof
DE102011104441A1 (de) * 2011-06-16 2012-12-20 Fujitsu Technology Solutions Intellectual Property Gmbh Schaltnetzteil, Betriebsverfahren und Verwendung eines Schaltnetzteils in einem Computer
TWI445293B (zh) 2011-08-26 2014-07-11 Richtek Technology Corp Ｐｆｍ電源供應器的頻率抖動控制電路及方法
KR101291344B1 (ko) * 2011-10-28 2013-07-30 숭실대학교산학협력단 스위치 모드 전원 제어장치
WO2013138709A1 (en) * 2012-03-15 2013-09-19 Qualcomm Incorporated Method and apparatus for load switch controller with tracking to support ddr termination
CN103346662B (zh) * 2013-06-20 2016-02-03 成都芯源系统有限公司 一种控制电路、开关变换器及其控制方法
US9748845B1 (en) * 2013-11-02 2017-08-29 Sridhar Kotikalapoodi Method and apparatus for wide bandwidth, efficient power supply
US9407148B2 (en) * 2014-03-31 2016-08-02 Monolithic Power Systems, Inc. Multi-phase SMPS with loop phase clocks and control method thereof
WO2016004122A1 (en) * 2014-06-30 2016-01-07 Indice Semiconductor Inc. Asynchronous electrical circuitry techniques for producing stationary carrier signal
US10637254B2 (en) 2015-03-19 2020-04-28 Linear Technology Corporation Spread spectrum for switch mode power supplies
US20170166078A1 (en) * 2015-12-11 2017-06-15 Ford Global Technologies, Llc Battery charge equalization system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10637254B2 (en) 2015-03-19 2020-04-28 Linear Technology Corporation Spread spectrum for switch mode power supplies

Also Published As

Publication number Publication date
US20160276839A1 (en) 2016-09-22
WO2016148883A2 (en) 2016-09-22
TWI596878B (zh) 2017-08-21
TW201637338A (zh) 2016-10-16
US10637254B2 (en) 2020-04-28
EP3271999B1 (de) 2020-04-01
WO2016148883A3 (en) 2016-10-27
CN107408882A (zh) 2017-11-28
CN107408882B (zh) 2020-10-23

Similar Documents

Publication Publication Date Title
JP6528561B2 (ja) 高効率力率改善回路およびスイッチング電源装置
CN102651604B (zh) 纹波调节器的控制电路及方法
TWI501524B (zh) A system and method for reducing electromagnetic interference using switching frequency jitter
JP5768475B2 (ja) スイッチング電源装置
TWI478470B (zh) 開關電源控制器和操作開關電源的方法
JP5902421B2 (ja) Ｄｃ／ｄｃコンバータの制御回路及びｄｃ−ｄｃコンバータ
US8880969B2 (en) Switching converter with pulse skipping mode and control method thereof
EP2323244B1 (de) Schaltstromversorgung mit Spektrumsbildung und Verfahren dafür
TWI404311B (zh) 電流模式控制電源轉換器的控制電路及方法
US10374514B2 (en) Boost converters having self-adaptive maximum duty-cycle-limit control
US20170063227A1 (en) Switching Power-Supply Device
JP2012235564A (ja) スイッチング電源装置
JP2012235562A (ja) スイッチング電源装置
JP6767867B2 (ja) 共振電力変換装置及び制御方法
US9160229B2 (en) DC-DC converter
US20150318786A1 (en) System and method for maintaining a constant output voltage ripple in a buck converter in discontinuous conduction mode
EP3271999B1 (de) Spreizband bestimmt für schaltnetzteile
JP2011087394A (ja) スイッチング素子駆動用制御回路およびスイッチング電源装置
US7391195B2 (en) Self-oscillating boost DC-DC converters with current feedback and digital control algorithm
TW201325049A (zh) 功率因子校正功率轉換器之控制電路以及其控制方法
US9048728B2 (en) Switch pairs between resistor network and high/low DC converter comparator input
JP2013198253A (ja) Ｄｃ／ｄｃコンバータ
Nashed et al. Spur-free current-mode hysteretic boost converter for noise-sensitive loads
CN102075087A (zh) 在dc/dc转换器中使相移延迟的系统和方法
CN102638159A (zh) 电磁干扰削减电路及方法

Legal Events

Date Code Title Description
STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE

PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20170921

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

DAV Request for validation of the european patent (deleted)
DAX Request for extension of the european patent (deleted)
GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

INTG Intention to grant announced

Effective date: 20190926

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 1252656

Country of ref document: AT

Kind code of ref document: T

Effective date: 20200415

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602016033001

Country of ref document: DE

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200701

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20200401

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200701

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200702

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200801

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200401

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200401

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200401

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200817

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200401

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200401

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 1252656

Country of ref document: AT

Kind code of ref document: T

Effective date: 20200401

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200401

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200401

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200401

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200401

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602016033001

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200401

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200401

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200401

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200401

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200401

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200401

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200401

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200401

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200401

26N No opposition filed

Effective date: 20210112

REG Reference to a national code

Ref country code: DE

Ref legal event code: R082

Ref document number: 602016033001

Country of ref document: DE

Representative=s name: WITHERS & ROGERS LLP, DE

Ref country code: DE

Ref legal event code: R082

Ref document number: 602016033001

Country of ref document: DE

Representative=s name: MUELLER-BORE & PARTNER PATENTANWAELTE PARTG MB, DE

Ref country code: DE

Ref legal event code: R081

Ref document number: 602016033001

Country of ref document: DE

Owner name: ANALOG DEVICES INTERNATIONAL UNLIMITED COMPANY, IE

Free format text: FORMER OWNER: LINEAR TECHNOLOGY CORPORATION, MILPITAS, CALIF., US

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200401

REG Reference to a national code

Ref country code: DE

Ref legal event code: R082

Ref document number: 602016033001

Country of ref document: DE

Representative=s name: WITHERS & ROGERS LLP, DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200401

REG Reference to a national code

Ref country code: BE

Ref legal event code: MM

Effective date: 20210228

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210228

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210228

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210228

REG Reference to a national code

Ref country code: GB

Ref legal event code: 732E

Free format text: REGISTERED BETWEEN 20211202 AND 20211209

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210228

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210228

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200401

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20160229

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200401

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200401

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200401

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20260121

Year of fee payment: 11

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20260121

Year of fee payment: 11

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20260121

Year of fee payment: 11