EP3043625B1 - Commande de DEL à intensité réglable et procédé de production d'un signal de gradation - Google Patents

Commande de DEL à intensité réglable et procédé de production d'un signal de gradation Download PDF

Info

Publication number
EP3043625B1
EP3043625B1 EP15150646.6A EP15150646A EP3043625B1 EP 3043625 B1 EP3043625 B1 EP 3043625B1 EP 15150646 A EP15150646 A EP 15150646A EP 3043625 B1 EP3043625 B1 EP 3043625B1
Authority
EP
European Patent Office
Prior art keywords
control
current
pulses
switch
control input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
EP15150646.6A
Other languages
German (de)
English (en)
Other versions
EP3043625A1 (fr
Inventor
Tuomas Perkiö
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Helvar Oy AB
Original Assignee
Helvar Oy AB
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Helvar Oy AB filed Critical Helvar Oy AB
Priority to EP15150646.6A priority Critical patent/EP3043625B1/fr
Publication of EP3043625A1 publication Critical patent/EP3043625A1/fr
Application granted granted Critical
Publication of EP3043625B1 publication Critical patent/EP3043625B1/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B45/00—Circuit arrangements for operating light-emitting diodes [LED]
    • H05B45/10—Controlling the intensity of the light
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B45/00—Circuit arrangements for operating light-emitting diodes [LED]
    • H05B45/30—Driver circuits
    • H05B45/37—Converter circuits
    • H05B45/3725—Switched mode power supply [SMPS]
    • H05B45/375—Switched mode power supply [SMPS] using buck topology

Definitions

  • the invention concerns the field of making a variable electric current flow through semiconductor light-emitting devices, with the result of varying the amount of produced light.
  • the invention concerns the way in which a processor or other controlling circuit communicates the desired brightness level to the switched-mode power supply that acts as an output stage of the driver of the semiconductor light-emitting devices.
  • LED Light-Emitting Diode
  • LEDs are white LEDs, coloured LEDs, ultraviolet LEDs, infrared LEDs, laser diodes, and polychromatic LEDs.
  • PWM dimming Pulse Width Modulation dimming
  • analog dimming of which the latter may also be called linear dimming or amplitude dimming.
  • Basic analog dimming involves making a continuous electric current flow through the LEDs and varying its magnitude.
  • Basic PWM dimming involves making a pulsating current of constant amplitude flow through the LEDs and varying the duty cycle of the pulses.
  • hybrid dimming in which both the duty cycle and the amplitude of the current pulses through the LEDs may change.
  • the LED driver may for example apply only analog dimming near the brightest end of desired light intensities and begin chopping the current at decreasing duty cycles only at the dimmest intensities.
  • Another well-known strategy is to decrease the current amplitude in steps and to add PWM so that the duty cycle changes abruptly between current steps and continuously within each step.
  • a typical LED driver includes a switched-mode power supply, such as a buck converter, as its output stage.
  • a switch driver circuit in the buck converter produces switching pulses at a relatively high frequency such as tens or hundreds of kHz.
  • the switching pulses drive a MOSFET or a corresponding solid-state switch that alternatingly stores energy to the magnetic field of an inductor and discharges energy therefrom to make an electric current flow through the LEDs.
  • a current feedback control arrangement measures the electric current through the LEDs and maintains it at an appropriate value in accordance with an analog dimming control signal.
  • the buck converter is repeatedly enabled and disabled at a significantly lower frequency, such as only some hundreds or thousands of Hz.
  • a PWM dimming control signal defines the duty cycle of such enabling and disabling.
  • the analog dimming control signal and the PWM dimming control signal come to the buck converter (or other type of switched-mode power supply) from a processor or other controlling circuit that constitutes a part of the LED driver.
  • the PWM dimming control signal is typically a square-wave-type digital signal, i.e. one that toggles between a logical "high” or “1” level and a logical “low” or “0” level with a frequency and duty cycle equal to those desired of the pulse-width-modulated LED current, so that the PWM dimming control signal can be directly coupled to an ENABLE pin of the switch driver to effect PWM dimming.
  • the analog dimming control signal may be for example an analog voltage level that is made to interact with a current feedback control loop built around and employed by the switch driver. Such interacting changes e.g. a scaling factor that the current feedback control loop uses in taking a sample of the LED current.
  • a circuit used for hybrid dimming should be simple and reliable, and possible to realize with a relatively small number of relatively cheap components. It should be robust against individual variations in component performance, and it should enable using simple and reliable software routines in the processor that forms the control signals.
  • a prior art document WO 2013/014607 A1 discloses a system for implementing mains-voltage based dimming of LEDs.
  • a mains sensing circuit receives a rectified mains voltage from a primary side and generates a mains sense signal that indicates its amplitude.
  • a processor receives the mains sense signal across an isolation barrier and outputs a dimming reference signal, which adjusts the light output of the LEDs.
  • a driver device for providing variable electric current to at least one semiconductor light-emitting device.
  • the driver device comprises:
  • Said switch driver circuit is configured to respond to voltages greater than a first threshold at said control input by enabling said providing of switching pulses and to voltages between said first threshold and a second, higher threshold at said control input by allowing an amplitude of said measured current to reach a value proportional to the voltage at said control input.
  • the driver device comprises a control pulse formatter coupled to said control input and configured to provide said control input with control pulses of variable amplitude above said first threshold at a pulse width modulation frequency smaller than said switching frequency.
  • a method for providing feedback-controlled variable electric current to at least one semiconductor light-emitting device comprises:
  • Fig. 1 illustrates the use of a switched-mode power supply 101 for generating an output current that in turn can be conducted as a variable output current I LED to at least one semiconductor light-emitting device.
  • the acronym LED is used to generally designate all kinds of semiconductor light-emitting devices.
  • Four LEDs 102 are shown fig. 1 coupled as a LED chain across the output of the switched-mode power supply 101.
  • a switched-mode power supply or SMPS is a device that converts electric power by repeatedly switching on and off a current that at least partly flows through an inductive component. Energy is alternatingly stored into the magnetic field of the inductive component and discharged therefrom, with suitable rectification and filtering circuits smoothing the output voltage and current.
  • the most common SMPS topology used as the output stage of LED drivers is the buck converter, but the invention is not limited to the use of buck converters but covers all kinds of switched-mode power supplies that accept both analog and PWM control, which are schematically shown as the DIM and PWM inputs respectively in fig. 1 .
  • the input voltage to the SMPS may come from a previous stage in the driver device, and appears between the Vbus and 0V nodes shown in fig. 1 .
  • the variable output current I LED may be directly the output current of the SMPS, or it may some derivative thereof for example after some filtering or additional switching.
  • a MOSFET metal oxide semiconductor field effect transistor
  • the current switch is operated with a switch driver circuit that is configured to provide switching pulses to the current switch at a switching frequency. If a MOSFET is used as the switch, the switching pulses are voltage pulses coupled to its gate.
  • the MOSFET is used as an on/off switch, meaning that each switching pulse turns it into completely conductive state and between switching pulses it is completely non-conductive.
  • switch driver circuit Major requirements for the switch driver circuit are the ability to provide switching pulses of sufficiently large amplitude to turn the MOSFET (or other current switch) into saturation mode, and the ability to maintain the edges of switching pulses steep in order to minimize switching losses.
  • LED drivers typically use purpose-built integrated circuits as switch driver circuits, possibly augmented with some external discrete components.
  • Fig. 2 shows a special case of a current switch 201 and a switch driver circuit 202 configured to provide switching pulses to the current switch 201 at a switching frequency.
  • the location of the current switch 201 on a main current path of a switched-mode power supply is schematically illustrated with the connections shown with dashed lines.
  • Five connections to or from the switch driver circuit 202 are shown.
  • a VIN connection is an operating voltage input
  • a GND connection is a connection to a fixed reference potential such as the local ground potential.
  • a DRV connection is the output connection for the switching pulses.
  • An ISENSE connection represents a feedback connection, through which the switch driver circuit 202 may receive feedback quantities that represent e.g. a measured current somewhere along the main current path.
  • the arrangement of fig. 2 is special because of the connection labeled EN/DIM in fig. 2 , which is a control input of the switch driver circuit 202. It has dual functions.
  • the switch driver circuit 202 is configured to respond to voltages exceeding a first threshold at the control input EN/DIM by enabling the providing of switching pulses to the current switch 201.
  • the control input acts as an enabling input: if a voltage not exceeding said first threshold appears at the control input, no switching pulses are allowed to be provided to the current switch 201.
  • the voltage at the control input must exceed the first threshold in order to enable the switch driver circuit 202, i.e. to allow the provision of switching pulses to the current switch 201.
  • the switch driver circuit 202 is configured to respond to voltages between the first threshold and a second, further threshold at the control input EN/DIM by allowing an amplitude of a measured current to reach a value proportional to the voltage at said control input.
  • the measured current refers here to a current, the measurement of which produces a feedback value to the connection named ISENSE in fig. 2 .
  • Fig. 3 illustrates an example of a circuit that can be used as the switch driver circuit 202.
  • An input voltage is coupled to the VIN input, and an internal reference voltage generator 301 uses it to generate a fixed internal reference voltage.
  • a scaled sample of this internal reference voltage is taken to the inverting input of a comparator 302. This scaled sample constitutes the first threshold.
  • the voltage at the control input labeled EN/DIM is coupled to the non-inverting input of the comparator 302. If the EN/DIM input is low, i.e. if the voltage at the control input does not exceed the first threshold, the output of the comparator 302 is low and inhibits the operation of a switching pulse formation block 303. Correspondingly if the voltage at the control input EN/DIM exceeds the first threshold, the output of the comparator 302 is high and enables the operation of the switching pulse formation block 303.
  • the potential difference between the VIN and ISENSE inputs becomes large enough to switch the output of the current sensing comparator 304 low. This terminates the present switching pulse in the switching pulse formation block 303, and also makes the resistor 305 take part in the current measurement. As the measured current declines, the potential difference between the VIN and ISENSE inputs decreases until it reaches a minimum value at which the output of the current sensing comparator 304 goes high again, initiating the next switching pulse in the switching pulse formation block 303 and again shorting the resistor 305.
  • the amplitude of the measured current is allowed to reach a value that is proportional to the voltage at the control input EN/DIM does not require proportionality according to the strictly mathematical definition of the term.
  • the more the voltage at the control input EN/DIM exceeds the first threshold the larger the amplitude of the measured current is allowed to become, until the voltage at the control input EN/DIM reaches or exceeds the second threshold.
  • the exact nature of the proportionality, as well as the value of the second threshold depend on many factors such as the output value of the internal reference voltage generator 301; the gain characteristics of the amplifier 308 used to drive the transistor 307; the conductivity characteristics of the transistor 307; and the resistance of resistors 305 and 306.
  • the voltage at the control input EN/DIM exceeds a threshold, it does not necessarily mean that the voltage between the control input EN/DIM and the local ground potential becomes larger than a threshold value. It is also possible that the voltage between the control input EN/DIM and the local ground potential is relatively large to start with, so that exceeding a threshold means that said voltage becomes smaller than the threshold value.
  • the way in which the concept of exceeding is defined naturally has an effect on e.g. how the input polarities of the various comparators in the driver circuit must be selected.
  • the switch driver circuit 202 may be an integrated circuit, and the control input EN/DIM may be an input pin of such an integrated circuit.
  • the circuit MP24894 of Monolithic Power Systems, San Jose, California has a control input of the kind explained above, although the manufacturer has not come up with the idea of using the control input simultaneously for both PWM and analog control, but only for one of them at a time.
  • the value of the first threshold is 0.3 V
  • the value of the second threshold is 2.7 V.
  • the switch driver circuit 202 may be built of discrete components, for example following the block diagram shown in fig. 3 and the explanations given above of its various functional blocks. Also other basic approaches to the topology and design of the circuit are possible, as long as it can be made to react to the values at the control input in the way that has been explained above.
  • Fig. 4 illustrates a switched-mode power supply that uses a switch driver circuit 401 with a pin configuration and internal operation similar to those of the MP24894.
  • the main current path goes from a first input voltage node Vbus through a current sensing resistor 402 to the first output voltage node LED+, and from the second output voltage node LED- through an inductor 403 and a current switch 404 to the second input voltage node 0V.
  • a freewheeling current path goes through the current sensing resistor 402 to the first output voltage node LED+, and from the second output voltage node LED- through the inductor 403 and a diode 405 back to the first end of the current sensing resistor 402.
  • An input capacitor 406 is coupled between the first and second input voltage nodes, and an output capacitor 407 is coupled between the first and second output voltage nodes.
  • Couplings to the VIN and ISENSE inputs of the switch driver circuit 401 come from opposite ends of the current sensing resistor 402, and the DRV output of the switch driver circuit 401 is coupled to the gate of the MOSFET that acts as a current switch 404.
  • the switch driver circuit 401 is configured to respond to voltages between first and second thresholds at its control input EN/DIM by allowing a potential difference across the current sensing resistor 402 to reach a value proportional to the voltage at the control input EN/DIM during each switching pulse.
  • Couplings from the VCC and GND connections of the switch driver circuit 401 are to the local ground potential (the 0V line), through a capacitor 408 from the first-mentioned and directly from the last-mentioned.
  • the node that offers a coupling to the EN/DIM input of the switch driver circuit 401 is marked with the reference designator 409.
  • the arrangement of fig. 2 comprises a control pulse formatter 203 that is coupled to the control input EN/DIM of the switch driver circuit 202.
  • the control pulse formatter 203 is configured to provide the control input EN/DIM with control pulses of variable amplitude that exceeds the first threshold at a pulse width modulation frequency smaller than the switching frequency.
  • the difference in frequencies would typically be in the order of decades; the much smaller difference that is schematically illustrated in fig. 2 has been chosen only for graphical clarity.
  • each control pulse acts as an enabling pulse of the overall operation of the switch driver circuit 202.
  • the control pulses act as PWM control pulses to the switch driver circuit 202 regardless of any variation in their amplitude.
  • the frequency and duty cycle of the control pulses will directly determine the frequency and duty cycle of repeatedly enabling and disabling the switch driver circuit 202, and therethrough repeatedly enabling and disabling the whole switched-mode power supply that provides variable electric current to at least one LED.
  • each control pulse sets, control pulse by control pulse, the value that the amplitude of the measured current is allowed to reach during each of those switching pulses that occur in the switched-mode power supply during that particular control pulse.
  • the relatively large difference in frequency between the control pulses and switching pulses means that during an individual control pulse there may occur tens, hundreds, or even thousands of switching pulses. It is even possible that the amplitude of the control pulse is not constant but changes during the control pulse, in which case the allowed value of the measured current may vary in a similar way in the switched-mode power supply during that control pulse.
  • the control pulse formatter 203 of fig. 2 acts as a kind of multiplexer, in the sense that it receives two input signals (PWM and DIM) and outputs a common output signal that has characteristics derived from both input signals: the frequency and duty cycle of the pulsed output signal may follow directly the frequency and duty cycle of the PWM input signal, and the amplitude of the pulses in the output signal may follow directly the amplitude of the DIM input signal.
  • the control pulse formatter 203 may also implement scaling and/or mapping functions that derive the frequency, duty cycle, and amplitude of the output signal on the basis of some unequivocal rule(s).
  • Fig. 5 illustrates schematically one possible approach to constructing a control pulse formatter 203.
  • both the PWM and DIM signals are assumed to come in the form of digital pulse trains, i.e. repeated regular transitions between two essentially fixed voltage levels, one of which is the "0" level and the other the "1" level. Since the voltage levels are fixed, the information content of a digital pulse train must come associated with some other characteristic of the pulse train. Such characteristics include but are not limited to the frequency and duty cycle of the pulse train.
  • the control pulse formatter 203 of fig. 5 comprises a first buffer 501 for receiving a first pulse train DIM, and a second buffer 502 for receiving a second pulse train PWM.
  • the first buffer 501 is configured to form a control voltage, represented by line 503, depending on a characteristic of the first pulse train DIM. Said characteristic may comprise the frequency and/or duty cycle of the first pulse train DIM.
  • the second buffer 502 is configured to chop the control voltage depending on pulses of the second pulse train PWM. Chopped lengths of the control voltage 503 constitute the control pulses that can be conducted for example to the control input EN/DIM of a switch driver circuit of the kind illustrated in fig. 2, 3 , and/or 4.
  • the amplitude of such control pulses vary according to the varying value of the voltage 503, originally determined by the frequency and/or duty cycle of the first pulse train DIM.
  • the frequency and duty cycle of the control pulses are determined by the second pulse train PWM.
  • Fig. 6 illustrates an exemplary circuit topology that can be used to build a control pulse formatter of the kind described above with reference to fig. 5 .
  • the first buffer comprises an RC filter 601 followed by a buffer amplifier 602.
  • the control voltage that is formed depending on a characteristic of the first pulse train appears at point 603.
  • the second buffer comprises a buffer switch 604 that is operated by pulses of the second pulse train.
  • the buffer switch 604 s coupled to alternatively block or pass the control voltage from point 603 to the output of the control pulse formatter, depending on the state of conduction of the buffer switch 604.
  • the lower switching transistor of the buffer switch 604 when an "1" state occurs in the second pulse train, the lower switching transistor of the buffer switch 604 is conductive and the upper switching transistor is non-conductive, which allows the control voltage at point 603 to also appear at the output.
  • the lower switching transistor in the buffer switch 604 When a "0" state occurs in the second pulse train, the lower switching transistor in the buffer switch 604 is non-conductive and the upper switching transistor is conductive, shorting the point 603 to the 0V line, which blocks the control voltage from passing to the output.
  • Fig. 7 illustrates a driver device for providing variable electric current to at least one semiconductor light-emitting device. It comprises a switched-mode power supply 701 for generating an output current of the driver device.
  • the switched-mode power supply 701 may be called the output stage or second stage of the driver device, and it may be for example a buck converter of the kind shown in fig. 4 .
  • the switched-mode power supply 701 comprises a current switch and a switch driver circuit configured to provide switching pulses to the current switch at a switching frequency.
  • the electric energy comes to the driver device from the upper left through a filter and rectifier block 702 and a so-called first stage switched-mode power supply 703, which may implement power factor correction and which is configured to produce the so-called bus voltage that is commonly referred to as Vbus.
  • the bus voltage may come directly from the first stage to the second stage, or it may come through a separation transformer 704 that is shown separately in fig. 7 although it may be functionally part of the first stage switched-mode power supply 703.
  • the primary side of the driver device may comprise a first stage controller 705 for controlling the operation of the first stage switched-mode power supply 703.
  • the switch driver circuit in the second stage switched-mode power supply 701 comprises a control input.
  • the switch driver circuit is configured to respond to voltages exceeding a first threshold at said control input by enabling the providing of switching pulses.
  • the switch driver circuit is also configured to respond to voltages between said first threshold and a second, further threshold at said control input by allowing an amplitude of a measured current to reach a value proportional to the voltage at said control input.
  • a control pulse formatter 706 is coupled to said control input and configured to provide said control input with control pulses of variable amplitude exceeding said first threshold at a pulse width modulation frequency smaller than said switching frequency.
  • the control pulse formatter 706 may be of the kind described above with reference to figs. 5 and 6 . Comparing particularly to fig.
  • the VCC and 0V lines to the control pulse formatter 706 may come from the separation transformer 704, while the DIM and PWM lines to the control pulse formatter may come from a second stage controller 707, which may be for example a processor or microcontroller.
  • a processor used as the second stage controller 707 may comprise a first output and a second output, and be configured to provide a first pulse train (compare to DIM in figs. 5 and 6 ) at said first output and a second pulse train (compare to PWM in figs. 5 and 6 ) at said second output.
  • first pulse train compare to DIM in figs. 5 and 6
  • second pulse train compare to PWM in figs. 5 and 6
  • both analog control and PWM control may be implemented with only digital one-pin outputs from the controlling processor: one digital output pin for analog control and one for PWM.
  • the processor does not need to comprise any analog outputs for this purpose, and the program that the processor executes does not need to take into account the production of any analog values.
  • Fig. 7 also shows a feedback coupling 708 that can be used to convey feedback between the secondary and primary sides of the driver device, as well as the provision of a separate operating voltage VDD from the separation transformer 704 to those parts of the secondary side that need it.
  • the driver device of fig. 7 comprises a control bus interface 709 that the second stage controller 707 may use to communicate over e.g. a DALI bus or some other control bus that links the driver device to a lighting control system.
  • a driver device of the kind shown in fig. 7 can be used to build a luminaire.
  • the luminaire comprises a least one semiconductor light-emitting device in addition to the driver device of the kind described above.
  • a method for providing variable electric current to at least one semiconductor light-emitting device comprises forming control pulses of variable amplitude and duty cycle, and conducting said control pulses to a control input of a switch driver circuit.
  • the switch driver circuit responds to voltages exceeding a first threshold at said control input by enabling the providing of switching pulses to the current switch of a switched-mode power supply.
  • the switch driver circuit also responds to voltages between said first threshold and a second, further threshold at said control input by allowing an amplitude of a measured current to reach a value proportional to the voltage at said control input.
  • the output current of said switched-mode power supply is used to provide said variable electric current.
  • Figs. 8 to 11 illustrate various alternative ways in which the duty cycle and amplitude of the control pulses may correspond to a desired average value of output current, which is essentially synonymous to a desired intensity of light emitted by the semiconductor light-emitting device.
  • Each graph in figs. 8 to 11 may be considered as describing a train of control pulses during a period of time when the average value of output current is increased from a minimum value to a maximum value.
  • the horizontal axis in each graph in figs. 8 to 11 may be considered to represent time, and the vertical axis may be considered to represent the amplitude of the control pulses.
  • the horizontal axis in figs. 8 to 11 may be considered to represent desired average value of output current (i.e. desired intensity of light), so that the changes in duty cycle represented by the actual pulses in the graphs are to be taken schematically as representing the approximate value of duty cycle at various locations of the horizontal axis.
  • Control pulses of increasingly larger amplitude may be formed for providing the at least one semiconductor light-emitting device with increasing average electric current within a first range.
  • control pulses of increasingly greater duty cycle may be formed for providing said at least one semiconductor light-emitting device with increasing average electric current within a second range.
  • the first and second ranges overlap in full, so the development towards brighter intensity of light (i.e. advancing from left to right on the horizontal axis) involves gradually increasing both the duty cycle and the amplitude of the control pulses.
  • said first range is a range from a maximum average current down to a knee point at the center of the graph
  • the second range is a range from said knee point down to a minimum average current.
  • the maximum duty cycle is 100%, which means that as an extreme value the control "pulses” are considered to follow each other without a break in between, practically resulting in a continuous control signal.
  • dimming the light from maximum intensity involves first decreasing the amplitude of the control "pulses", i.e. decreasing the value of the continuous control signal. If the dimming is continued beyond the knee point, the amplitude of the control pulses is not decreased any more. It stays constant, but the duty cycle of the control pulses is gradually decreased until maximal dimming is achieved with the minimum duty cycle.
  • said second range is a range from a maximum average current down to a knee point
  • said first range is a range from said knee point down to a minimum average current.
  • dimming the light from maximum intensity involves first decreasing the duty cycle of the control pulses, keeping their amplitude constant. If the dimming is continued beyond the knee point, the duty cycle of the control pulses is not decreased any more. It stays constant, but the amplitude of the control pulses is gradually decreased until maximal dimming is achieved with the minimum control pulse amplitude. It is important to note that if the switch driver circuit operates like e.g. the MP24894, the amplitude of meaningful control pulses may not become smaller than the first threshold, because the switch driver circuit would interpret any EN/DIM voltage levels smaller than the first threshold as commands to disable the whole provision of switching pulses.
  • Fig. 11 illustrates a case in which the first and second ranges described above partially overlap. Dimming the light from maximum intensity involves first decreasing the amplitude of the control "pulses", i.e. decreasing the value of the continuous control signal, and beginning to decrease also the duty cycle after some desired lighting intensity that is higher than the knee point. If the dimming is continued beyond the knee point, the amplitude of the control pulses is not decreased any more. It stays constant, but the duty cycle of the control pulses is gradually decreased until maximum dimming is achieved with the minimum duty cycle. Similar partial overlapping can be applied also if the role of the first and second ranges are inversed, like in fig. 10 , where the lowest intensities are achieved by changing the amplitude of the control pulses and the highest intensities involve changing their duty cycle.
  • Fig. 12 illustrates a driver device for providing variable electric current to at least one semiconductor light-emitting device.
  • Blocks 702, 703, 704, 705, 708, and 709 serve similar purposes as the correspondingly numbered blocks in fig. 7 , and their detailed description is thus omitted here.
  • the driver device comprises a (second stage, or output stage) switched-mode power supply 1201 for generating an output current of the driver device.
  • Said switched-mode power supply 1201 may have a general topology like that shown in more detail in fig. 13 . It comprises a current switch 1301 and a switch driver circuit 1302 configured to provide switching pulses to the current switch 1301 at a switching frequency.
  • a processor 1202 is configured to provide a control signal in the form of a pulse train at a digital output, which is coupled to a control input 1303 of the switched-mode power supply 1201.
  • the control signal is taken to an enabling input pin EN of the switch driver circuit 1302, so that the pulses in the control signal cause repeatedly enabling and disabling the switch driver circuit 1302 at a frequency that can be called the PWM frequency and that is typically significantly smaller than the switching frequency.
  • the control signal is filtered in an RC filter 1304, and the resulting filtered control signal is taken to a current feedback modifier circuit 1305, which has the role of changing the feedback gain of the current feedback circuit.
  • a current feedback modifier circuit 1305 which has the role of changing the feedback gain of the current feedback circuit.
  • the RC filter 1304 essentially transforms the original pulsed control signal into a control voltage, which is coupled to the base of a switching transistor in the current feedback modifier circuit 1305 with the effect of changing the effective resistance of the current sensing resistor arrangement. This in turn has the effect of changing the momentary maximum and/or minimum current that is allowed to flow through the semiconductor light-emitting device(s). Assuming that the amplitude of the pulses in the original control signal remains fixed, the control voltage brought to the current feedback modifier circuit 1305 reflects the duty cycle of the original control signal.
  • Figs. 12 and 13 thus illustrate a driver device in which the controlling processor 1202 may apply hybrid control, i.e. change both the amplitude and the duty cycle of the current through the LEDs, with only a single digital output of the processor being dedicated to this purpose.
  • hybrid control i.e. change both the amplitude and the duty cycle of the current through the LEDs
  • the analog and PWM control aspects are closely linked, because both may depend on the duty cycle of the control signal.
  • the close linking may be loosened for example by using a filter with strongly frequency-dependent transfer function in place of the simple RC filter 1304, so that the gain of the current feedback modifier circuit 1305 would become primarily dependent on PWM frequency and not duty cycle.
  • the PWM control of the switch driver circuit 1302 is not significantly dependent on the PWM frequency, as long as the PWM pulses brought to the EN input are long enough to keep the effect of possible soft-starting minimal.
  • Soft-starting means that the switch driver circuit 1302 reacts to the leading edge of an ENABLE signal by beginning the production of switching pulses relatively slowly; if the PWM frequency becomes very high, the relative time spent in soft-starting may become significant at least at small duty cycles.
  • filters introduced above for the purpose of converting a pulsed signal into a voltage level have been described as RC filters, but also other basic filter types can be used.
  • the combination of an RC filter 601 and buffer amplifier 602 of fig. 6 may be replaced with an integrator type circuit.
  • the buffer switch 604 shown in fig. 6 can be replaced with a serial switch that selectively cuts or connects the conductive connection between point 603 and the output. Dimming and brightening are notably reciprocal operations, so if something is said to take place during dimming, an inverse course of events typically takes place during brightening.
  • Only single-channel driver devices have been described for clarity and simplicity, but the driver device may well have two or more second stage SMPS's coupled in parallel, each of them controlled in a similar way but independently of the other channels.

Landscapes

  • Circuit Arrangement For Electric Light Sources In General (AREA)
  • Dc-Dc Converters (AREA)

Claims (13)

  1. Dispositif de commande pour fournir un courant électrique variable à au moins un dispositif électroluminescent à semi-conducteur, comprenant :
    une alimentation électrique à découpage (701, 1201) pour générer un courant de sortie du dispositif de commande, l'alimentation électrique à découpage comprenant un commutateur de courant (201, 404, 1301),
    un circuit de commande de commutateur (202, 401, 1302) configuré pour fournir des impulsions de commutation audit commutateur de courant (201, 404, 1301) à une fréquence de commutation,
    une connexion de rétroaction (ISENSE) pour faire que le circuit de commande de commutateur reçoive une quantité de rétroaction représentative d'un courant mesuré, et
    une entrée de commande (EN, 1303) dudit circuit de commande de commutateur,
    caractérisé en ce que :
    ledit circuit de commande de commutateur (202, 401, 1302) est configuré pour répondre à des tensions dépassant un premier seuil au niveau de ladite entrée de commande (EN, 1303) en permettant ladite fourniture d'impulsions de commutation, et à des tensions entre ledit premier seuil et un second seuil supérieur au niveau de ladite entrée de commande (EN, 1303) en permettant à une amplitude dudit courant mesuré d'atteindre une valeur proportionnelle à la tension au niveau de ladite entrée de commande, et
    le dispositif de commande comprend un formateur d'impulsions de commande (203, 706) couplé à ladite entrée de commande (EN, 1303) et configuré pour fournir à ladite entrée de commande des impulsions de commande d'amplitude variable dépassant ledit premier seuil à une fréquence de modulation de largeur d'impulsion inférieure à ladite fréquence de commutation.
  2. Dispositif de commande selon la revendication 1, ledit circuit de commande de commutateur (202, 401) étant un circuit intégré, et ladite entrée de commande étant une broche d'entrée (EN) dudit circuit intégré.
  3. Dispositif de commande selon la revendication 1 ou 2, comprenant une résistance de détection de courant (402) sur un trajet de courant à travers l'alimentation électrique à découpage, ledit circuit de commande de commutateur (202, 401) étant configuré pour répondre auxdites tensions entre lesdits premier et second seuils au niveau de ladite entrée de commande en permettant une différence de potentiel à travers ladite résistance de détection de courant (402) pour atteindre une valeur proportionnelle à la tension au niveau de ladite entrée de commande pendant chaque impulsion de commutation.
  4. Dispositif de commande selon l'une quelconque des revendications précédentes,
    ledit formateur d'impulsions de commande (203) comprenant un premier tampon (501) pour recevoir un premier train d'impulsions et un second tampon (502) pour recevoir un second train d'impulsions,
    ledit premier tampon (501) étant configuré pour former une tension de commande (503) en fonction d'une caractéristique dudit premier train d'impulsions, ladite caractéristique comprenant une fréquence dudit premier train d'impulsions et/ou un cycle de service dudit premier train d'impulsions,
    ledit second tampon (502) étant configuré pour couper ladite tension de commande en fonction d'impulsions dudit second train d'impulsions, et
    des longueurs coupées de ladite tension de commande constituant lesdites impulsions de commande.
  5. Dispositif de commande selon la revendication 4, comprenant un processeur (707) avec une première sortie (DIM) et une seconde sortie (PWM), ledit processeur (707) étant configuré pour fournir ledit premier train d'impulsions au niveau de ladite première sortie (DIM) et ledit second train d'impulsions au niveau de ladite seconde sortie (PWM).
  6. Dispositif de commande selon la revendication 4 ou 5, ledit premier tampon (501) comprenant un filtre RC (601) suivi d'un amplificateur tampon (602).
  7. Dispositif de commande selon l'une quelconque des revendications 4 à 6, ledit second tampon (502) comprenant un commutateur tampon (604) commandé par des impulsions dudit second train d'impulsions (PWM) et couplé pour alternativement bloquer ou faire passer la tension de commande en fonction de l'état de conduction du commutateur tampon (604).
  8. Luminaire, comprenant au moins un dispositif électroluminescent à semi-conducteur et un dispositif de commande selon l'une quelconque des revendications 1 à 7.
  9. Procédé de fourniture d'un courant électrique variable commandé par rétroaction à au moins un dispositif électroluminescent à semi-conducteur, comprenant :
    la formation (203, 706) d'impulsions de commande d'amplitude et de cycle de service variables,
    caractérisé en ce que le procédé comprend
    la conduction desdites impulsions de commande vers une entrée de commande d'un circuit de commande de commutateur, ledit circuit de commande de commutateur répondant à des tensions dépassant un premier seuil au niveau de ladite entrée de commande en permettant la fourniture d'impulsions de commutation au commutateur de courant d'une alimentation électrique à découpage à une fréquence de commutation supérieure à la fréquence desdites impulsions de commande, et à des tensions entre ledit premier seuil et un second seuil supérieur au niveau de ladite entrée de commande, en permettant à une amplitude d'un courant mesuré d'atteindre une valeur proportionnelle à la tension au niveau de ladite entrée de commande, et
    l'utilisation du courant de sortie de ladite alimentation électrique à découpage pour fournir ledit courant électrique variable commandé par rétroaction.
  10. Procédé selon la revendication 9, ladite formation d'impulsions de commande comprenant :
    la formation d'impulsions de commande d'amplitude de plus en plus grande pour fournir audit au moins un dispositif électroluminescent à semi-conducteur un courant électrique moyen croissant dans une première plage, et
    la formation d'impulsions de commande d'un cycle de service de plus en plus élevé pour fournir audit au moins un dispositif électroluminescent à semi-conducteur un courant électrique moyen croissant dans une seconde plage.
  11. Procédé selon la revendication 10, ladite première plage et ladite seconde plage se chevauchant au moins partiellement.
  12. Procédé selon la revendication 10, ladite première plage étant une plage allant d'un courant moyen maximal jusqu'à un point de coude, et ladite seconde plage étant une plage allant dudit point de coude jusqu'à un courant moyen minimal.
  13. Procédé selon la revendication 10, ladite seconde plage étant une plage allant d'un courant moyen maximal jusqu'à un point de coude, et ladite première plage étant une plage allant dudit point de coude jusqu'à un courant moyen minimal.
EP15150646.6A 2015-01-09 2015-01-09 Commande de DEL à intensité réglable et procédé de production d'un signal de gradation Active EP3043625B1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP15150646.6A EP3043625B1 (fr) 2015-01-09 2015-01-09 Commande de DEL à intensité réglable et procédé de production d'un signal de gradation

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP15150646.6A EP3043625B1 (fr) 2015-01-09 2015-01-09 Commande de DEL à intensité réglable et procédé de production d'un signal de gradation

Publications (2)

Publication Number Publication Date
EP3043625A1 EP3043625A1 (fr) 2016-07-13
EP3043625B1 true EP3043625B1 (fr) 2018-08-08

Family

ID=52273058

Family Applications (1)

Application Number Title Priority Date Filing Date
EP15150646.6A Active EP3043625B1 (fr) 2015-01-09 2015-01-09 Commande de DEL à intensité réglable et procédé de production d'un signal de gradation

Country Status (1)

Country Link
EP (1) EP3043625B1 (fr)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP3280226A1 (fr) * 2016-08-04 2018-02-07 Helvar Oy Ab Procédé et agencement pour la fourniture de lumière sans scintillement avec deux canaux de sortie
CN108322959B (zh) * 2017-11-03 2024-03-15 赛尔富电子有限公司 一种led灯具的调光系统
CN112533323B (zh) * 2020-12-15 2022-11-11 广东新昇电业科技股份有限公司 一种led驱动器及增强其调光稳定性的方法
CN114285316B (zh) * 2021-12-30 2023-08-15 吉林大学 一种高稳定度脉冲电流源装置
EP4376553A1 (fr) * 2022-11-24 2024-05-29 Koninklijke Philips N.V. Contrôleur d'éclairage pour mettre en uvre une gradation
CN115802546B (zh) * 2022-12-08 2024-01-30 珠海市圣昌电子有限公司 一种双模式输出调光电源

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6987787B1 (en) * 2004-06-28 2006-01-17 Rockwell Collins LED brightness control system for a wide-range of luminance control
KR100867551B1 (ko) * 2007-05-18 2008-11-10 삼성전기주식회사 Ｌｅｄ 어레이 구동 장치
RU2604869C2 (ru) * 2011-07-25 2016-12-20 Филипс Лайтинг Холдинг Б.В. Система и способ воплощения уменьшения яркости, проводимого на основе сигнала сети, твердотельного осветительного модуля

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
None *

Also Published As

Publication number Publication date
EP3043625A1 (fr) 2016-07-13

Similar Documents

Publication Publication Date Title
EP3043625B1 (fr) Commande de DEL à intensité réglable et procédé de production d'un signal de gradation
TWI454178B (zh) Ｌｅｄ調光器控制中線性度之改良
TWI566637B (zh) 具有獨立控制之級聯升壓和反相降壓轉換器
TWI451808B (zh) 具有調光功能之驅動系統與調光控制器
TWI420972B (zh) 光源驅動電路、光源調光方法、驅動系統、以及光源亮度控制器
TWI527494B (zh) 光源驅動電路、方法及控制器
TWI442676B (zh) 在返馳式轉換器中使用主要功率裝置的調光器控制漏電下拉
TWI468076B (zh) LED driver and LED lighting device
US8841853B2 (en) Lighting system, electronic device for a lighting system and method for operating the electronic device
TWI519200B (zh) 光源驅動電路、驅動方法及其控制器
US20120139442A1 (en) Mains Dimmable LED Driver Circuits
CA2832128A1 (fr) Gradation pour circuit de commande de del a courant constant
KR101252398B1 (ko) Ａｃ 입력 전압을 조정된 출력 전류로 변환하는 시스템 및 방법
CN104206012A (zh) 含包括具有协调频率的高频调制脉冲群信号的调光信号用于led的操作电路
TW201401923A (zh) 光源驅動電路及其電力轉換器控制器
TWI505746B (zh) 發光二極體光源的供電電路、電力轉換器及供電方法
EP3139483A1 (fr) Convertisseur abaisseur de tension inverse électronique et procédé correspondant de fonctionnement d'un convertisseur abaisseur de tension inverse électronique
EP3560086B1 (fr) Convertisseur synchrone
US9992826B1 (en) Dual mode constant current LED driver
EP2936934B1 (fr) Convertisseur de courant constant commandé de primaire pour moyens d'éclairage
EP3065507B1 (fr) Procédé et appareil pour commander une étape primaire d'un dispositif de commande de lumière
EP3016478B1 (fr) Commande combinée de la puissance de sortie dans un pilote de DEL multicanal
JP2014116163A (ja) 電源回路及び照明装置
CN102438345A (zh) 发光二极管的驱动电路及用于驱动电路的短路保护电路
EP3410825B1 (fr) Procédé et circuit de commande efficace et précise de del sur courants à haute et basse intensité

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20170113

RBV Designated contracting states (corrected)

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

INTG Intention to grant announced

Effective date: 20170915

GRAJ Information related to disapproval of communication of intention to grant by the applicant or resumption of examination proceedings by the epo deleted

Free format text: ORIGINAL CODE: EPIDOSDIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

INTC Intention to grant announced (deleted)
GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

INTG Intention to grant announced

Effective date: 20180307

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: HELVAR OY AB

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

Ref country code: AT

Ref legal event code: REF

Ref document number: 1028600

Country of ref document: AT

Kind code of ref document: T

Effective date: 20180815

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602015014482

Country of ref document: DE

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20180808

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 1028600

Country of ref document: AT

Kind code of ref document: T

Effective date: 20180808

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180808

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180808

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20181208

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20181108

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180808

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180808

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20181109

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180808

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20181108

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180808

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180808

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180808

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180808

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180808

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180808

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180808

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180808

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180808

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180808

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602015014482

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180808

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180808

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180808

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20190509

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180808

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180808

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20190109

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190109

REG Reference to a national code

Ref country code: BE

Ref legal event code: MM

Effective date: 20190131

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190131

REG Reference to a national code

Ref country code: DE

Ref legal event code: R079

Ref document number: 602015014482

Country of ref document: DE

Free format text: PREVIOUS MAIN CLASS: H05B0033080000

Ipc: H05B0045000000

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190131

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190109

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190131

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190131

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190109

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180808

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20181208

Ref country code: MT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190109

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180808

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20150109

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180808

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20240129

Year of fee payment: 10