EP3005079B1 - On-the-fly performance adjustment for solid state storage devices - Google Patents
On-the-fly performance adjustment for solid state storage devices Download PDFInfo
- Publication number
- EP3005079B1 EP3005079B1 EP14803579.3A EP14803579A EP3005079B1 EP 3005079 B1 EP3005079 B1 EP 3005079B1 EP 14803579 A EP14803579 A EP 14803579A EP 3005079 B1 EP3005079 B1 EP 3005079B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- volatile memory
- memory devices
- command
- controller logic
- clocking
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000007787 solid Substances 0.000 title claims description 28
- 230000015654 memory Effects 0.000 claims description 79
- 238000000034 method Methods 0.000 claims description 33
- 230000004044 response Effects 0.000 claims description 10
- 238000005516 engineering process Methods 0.000 claims description 6
- 238000012546 transfer Methods 0.000 claims description 4
- 230000008878 coupling Effects 0.000 claims 1
- 238000010168 coupling process Methods 0.000 claims 1
- 238000005859 coupling reaction Methods 0.000 claims 1
- 238000001514 detection method Methods 0.000 claims 1
- 238000013403 standard screening design Methods 0.000 description 16
- 238000004891 communication Methods 0.000 description 11
- 238000010586 diagram Methods 0.000 description 11
- 230000002093 peripheral effect Effects 0.000 description 7
- 238000012545 processing Methods 0.000 description 6
- 230000002085 persistent effect Effects 0.000 description 4
- 238000013461 design Methods 0.000 description 3
- 238000012360 testing method Methods 0.000 description 3
- 230000001413 cellular effect Effects 0.000 description 2
- 238000004590 computer program Methods 0.000 description 2
- 238000001816 cooling Methods 0.000 description 2
- 238000013500 data storage Methods 0.000 description 2
- 230000007613 environmental effect Effects 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 238000013459 approach Methods 0.000 description 1
- 230000006399 behavior Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000000835 fiber Substances 0.000 description 1
- 238000013507 mapping Methods 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 238000011084 recovery Methods 0.000 description 1
- 238000012216 screening Methods 0.000 description 1
- 230000011218 segmentation Effects 0.000 description 1
- 238000009987 spinning Methods 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1668—Details of memory controller
- G06F13/1689—Synchronisation and timing concerns
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/382—Information transfer, e.g. on bus using universal interface adapter
- G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
- G06F3/061—Improving I/O performance
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0629—Configuration or reconfiguration of storage systems
- G06F3/0632—Configuration or reconfiguration of storage systems by initialisation or re-initialisation of storage systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2206/00—Indexing scheme related to dedicated interfaces for computers
- G06F2206/10—Indexing scheme related to storage interfaces for computers, indexing schema related to group G06F3/06
- G06F2206/1008—Graphical user interface [GUI]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
- G06F3/0614—Improving the reliability of storage systems
- G06F3/0616—Improving the reliability of storage systems in relation to life time, e.g. increasing Mean Time Between Failures [MTBF]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
- G06F3/0614—Improving the reliability of storage systems
- G06F3/0619—Improving the reliability of storage systems in relation to data integrity, e.g. data losses, bit errors
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0629—Configuration or reconfiguration of storage systems
- G06F3/0634—Configuration or reconfiguration of storage systems by changing the state or mode of one or more devices
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
- G06F3/0671—In-line storage system
- G06F3/0673—Single storage device
- G06F3/0679—Non-volatile semiconductor memory device, e.g. flash memory, one time programmable memory [OTP]
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Definitions
- the present disclosure generally relates to the field of electronics. More particularly, some embodiments of the invention generally relate to on-the-fly performance adjustment techniques for solid state storage devices.
- memory used to store data in a computing system can be volatile (to store volatile information) or non-volatile (to store persistent information).
- Volatile data structures stored in volatile memory are used for temporary or intermediate information that is required to support the functionality of a program during the run-time of the program.
- persistent data structures stored in non-volatile memory are available beyond the run-time of a program and can be reused.
- new data is typically generated as volatile data first, before the user or programmer decides to make the data persistent. For example, programmers or users may cause mapping (i.e., instantiating) of volatile structures in volatile main memory that is directly accessible by a processor.
- Persistent data structures are instantiated on non-volatile storage devices like rotating disks attached to Input/Output (I/O or 10) buses or non-volatile memory based devices like flash memory.
- SSD Solid State Drive
- HDD hard disk drives
- Hard disk drives can use a lot of power when compared to Solid State Drives since a hard disk drive needs to spin its rotating disks at a relatively high speed and move disk heads relative to the spinning disks to read/write data. All this physical movement generates heat and increases power consumption.
- solid state drives some mobile devices are migrating towards solid state drives.
- some stationary computing systems such as desktops, workstations, servers, etc.
- solid state drives may utilize such solid state drives to improve performance.
- utilizing the same usage model for solid state drives in different types of computing devices may not always result in an optimal balance between performance and reliability.
- Document US 2010/0274933 A1 discloses a solid state disc drive.
- the drive comprises a memory device and a controller.
- the controller is coupled to the memory device, accesses the memory device according to a clock signal, estimates a work load of the memory device, and adjust a frequency of the clock signal in accordance with the estimated work load.
- Document US 6,185,692 B1 discloses a data processing system and a method for dynamically setting bus clock frequency in response to a number of loads.
- the data processing system includes a bus, one or more loads coupled to the bus, and a clock generator.
- the clock generator generates a bus clock signal that is coupled to at least one of the loads. While the clock generator is generating a bus clock signal having a first frequency, the number of loads connected to the bus is determined. In response to this determination, the frequency of the bus clock signal is automatically changed from the first frequency to a second frequency.
- the bus is a PCI local bus having a plurality of slots
- the determination of the number of loads is made by examining at least one storage location associated with each of a plurality of slots.
- on-the-fly performance adjustment generally refers performance adjustment without requiring a computing system reboot or Operating System (OS) reboot.
- solid state drives may include flash memory (also referred to herein interchangeably as a solid state storage device), Phase Change Memory (PCM), Spin Torque Transfer Random Access Memory (STTRAM), Resistive Random Access Memory, 3D (3-Dimensional) Cross Point Memory, etc.
- PCM Phase Change Memory
- STTRAM Spin Torque Transfer Random Access Memory
- Resistive Random Access Memory Resistive Random Access Memory
- 3D (3-Dimensional) Cross Point Memory etc.
- An embodiment not part of the invention enables end-users to dynamically control the performance of SSDs, trading off between performance, reliability, thermal constraints, and/or device lifetime.
- a command interface e.g., via software
- an end-user may utilize techniques/features discussed herein to adjust/tune the performance of a SSD, by enabling SSD over-clocking.
- Over-clocking generally refers to increasing the operating frequency of a component (such as an SSD) beyond a normal/default operating frequency, e.g., to increase performance.
- the tuning may be based on OEM (Original Equipment Manufacturer) and/or end-user tolerance to changes in thermal, power, and/or reliability conditions.
- OEM Olinal Equipment Manufacturer
- Such approaches allow for utilizing different characteristics or usage model for SSDs in different types of computing devices to provide a more optimal balance between one or more of performance, reliability, power consumption, thermal conditions, etc.
- SSDs used in larger desktop systems with additional power delivery and cooling capability may have to operate within the same constraints of SSDs used in ultra-thin notebooks and their lesser cooling and power delivery capabilities.
- a file server may have different reliability expectations than a gaming system.
- some embodiments not part of the invention allow for a system designer (or savvy user) to have input into these platform tradeoffs.
- some embodiments provide for a platform-based SSD “Turbo” like capability, e.g., where SSD's performance can be adjusted (also referred to herein as “tuning"), in real-time or during runtime, for one or more (consecutive or non-consecutive) time periods and/or based on various criterion such as: software workload demands, sensor data, and/or environmental conditions.
- Intel® Corporation's Extreme Tuning Utility (XTU) enables end-users to over-clock the Central Processing Unit (CPU), Graphics Processing Unit (GPU), and/or system memory to achieve higher system performance.
- This utility may be extended in an embodiment to allow for end-users to over-clock their SSDs, e.g., resulting in improved performance for storage I/O (Input/Output) bound workloads. Further, while allowing the ability to over-clock SSDs, some embodiments avoid the potential for extensive data loss (e.g., when a solid state storage device controller stops operating). Moreover, while some embodiments herein discuss techniques applied to SSDs, it is envisioned that the same or similar techniques may also be applied to other types of non-volatile memory devices.
- FIG. 1 illustrates a block diagram of a computing system 100 in which the invention may be used.
- the system 100 includes one or more processors 102-1 through 102-N (generally referred to herein as "processors 102" or “processor 102").
- the processors 102 communicate via an interconnection or bus 104.
- Each processor may include various components some of which are only discussed with reference to processor 102-1 for clarity. Accordingly, each of the remaining processors 102-2 through 102-N may include the same or similar components discussed with reference to the processor 102-1.
- the processor 102-1 may include one or more processor cores 106-1 through 106-M (referred to herein as “cores 106," or more generally as “core 106"), a cache 108 (which may be a shared cache or a private cache), and/or a router 110.
- the processor cores 106 may be implemented on a single integrated circuit (IC) chip.
- the chip may include one or more shared and/or private caches (such as cache 108), buses or interconnections (such as a bus or interconnection 112), logic 120, memory controllers (such as those discussed with reference to Figs. 5-7 ), or other components.
- the router 110 may be used to communicate between various components of the processor 102-1 and/or system 100. Moreover, the processor 102-1 may include more than one router 110. Furthermore, the multitude of routers 110 may be in communication to enable data routing between various components inside or outside of the processor 102-1.
- the cache 108 may store data (e.g., including instructions) that are utilized by one or more components of the processor 102-1, such as the cores 106.
- the cache 108 may locally cache data stored in a memory 114 for faster access by the components of the processor 102.
- the memory 114 may be in communication with the processors 102 via the interconnection 104.
- the cache 108 (that may be shared) may have various levels, for example, the cache 108 may be a mid-level cache and/or a last-level cache (LLC).
- each of the cores 106 may include a level 1 (LI) cache (116-1) (generally referred to herein as "LI cache 116").
- LI cache 116-1 level 1
- Various components of the processor 102-1 may communicate with the cache 108 directly, through a bus (e.g., the bus 112), and/or a memory controller or hub.
- memory 114 may be coupled to other components of system 100 through a memory controller 120.
- Memory 114 may include non-volatile memory such as flash memory (or a solid state storage device, including an SSD), PCM, STTRAM, Resistive Random Access Memory, 3D Cross Point Memory, etc..
- non-volatile memory such as flash memory (or a solid state storage device, including an SSD), PCM, STTRAM, Resistive Random Access Memory, 3D Cross Point Memory, etc.
- the memory controller 120 may be located elsewhere in system 100. For example, memory controller 120 or portions of it may be provided within one of the processors 102.
- system 100 includes logic (e.g., solid state storage controller logic 125) to control access to one or more NVM or Non-Volatile Memory (including one or more solid state storage) devices (such as one or more SSDs 130, further discussed with reference to Fig. 2 ).
- the one or more NVM devices may be provided on the same integrated circuit die.
- logic 125 is shown to be directly coupled to the interconnection 104 in Fig. 1
- logic 125 can alternatively communicate via a storage bus/interconnect (such as the SATA (Serial Advanced Technology Attachment) bus discussed with reference to Fig.
- logic 125 may be incorporated into a memory controller (such as those discussed with reference to Figs. 1 and 5-6 ) or at least provided on a same integrated circuit device.
- logic 125 may be coupled to one or more sensors 150 to receive information (e.g., in the form of one or more bits or signals) to indicate the status of or values detected by the one or more sensors 150.
- the sensor(s) 150 may be provided proximate to components of system 100 (or other computing systems discussed herein such as those discussed with reference to other figures including 5-7, for example), such as the cores 106, interconnections 104 or 112, components outside of the processor 102, SSD, SSD bus, SATA bus, logic 125, etc., to sense variations in various factors affecting power/thermal behavior of the system/platform, such as temperature, operating frequency, operating voltage, power consumption, and/or inter-core communication activity, etc.
- Fig. 2 illustrates a high level flow diagram for tuning an SSD, according to an embodiment. While Fig. 2 discusses tuning of an SSD, the same or similar techniques may also be applied to any type of solid state storage NVM device.
- performance tuning software 202 (which may be an application running within an OS 204) includes an SSD performance tuning software application 206 that accepts and validates SSD performance tuning request(s) from an end-user (e.g., via a Graphical User Interface (GUI)) and/or from an automated software application (e.g., based on one or more predefined criteria).
- GUI Graphical User Interface
- a driver command is passed to initiate the turning/change to the SSD performance (e.g., via a storage device driver such as a Serial Advanced Technology Attachment (SATA) driver).
- the driver command is passed to a SATA controller logic 210 (e.g., include in a Peripheral Control Hub (PCH) or other hardware) via a SATA bus.
- the SATA controller 210 is the same or similar to the logic 125 of Fig. 1 .
- SSD 130 accepts the command and makes the performance change that apply to the SSD (such as changing the operating frequency of the bus that couples an internal SSD controller to the non-volatile memory cells in the SSD, the non-volatile memory cells, and/or other components of the SSD).
- Fig. 3 illustrates a sample GUI to provide software controls to tune an SSD, according to an embodiment.
- turning an SSD refers to adjusting the performance of a SSD, for example, by enabling SSD over-clocking.
- over-clocking generally refers to increasing the operating frequency of a component (such as an SSD, its interface/bus, or the SSD controller logic 125, etc.) beyond a normal/default operating frequency, e.g., to increase performance.
- the tuning may be based on OEM and/or end-user tolerance to changes in thermal, power, and/or reliability conditions.
- Fig. 3 discusses techniques for tuning an SSD, the same or similar techniques may also be applied to other types of solid state storage devices.
- Fig. 3 discusses techniques for tuning an SSD, the same or similar techniques may also be applied to other types of solid state storage devices.
- FIG. 3 illustrates a sample implementation using Intel® Extreme Tuning Utility (XTU) in one embodiment.
- the GUI allows for setting of SSD controller frequency (1) such as the operating frequency of the logic 125 of Fig. 1 , setting SSD power limits (2), viewing default and proposed SSD controller frequency and power mode values (3), viewing a histogram of the SSD controller frequency over a give time period (4), and/or viewing current SSD controller operating frequency (5).
- SSD controller frequency (1) such as the operating frequency of the logic 125 of Fig. 1
- setting SSD power limits (2) viewing default and proposed SSD controller frequency and power mode values (3)
- viewing a histogram of the SSD controller frequency over a give time period (4) viewing a histogram of the SSD controller frequency over a give time period (4)
- viewing current SSD controller operating frequency (5) viewing current SSD controller operating frequency (5).
- some embodiments not part of the invention provide for on-the-fly adjusting of performance characteristics for solid state storage devices (including SSDs) by providing the ability to make changes without a system or OS reboot. It allows a plurality of real-time tuning options via software and/or hardware communication and control mechanisms to manage dynamic tuning as discussed with reference to Figs. 2-3 , for example.
- a command interface is provided for detecting configurable options and communicating changes to a solid state storage drive.
- Fig. 3 illustrates how a software application can be used to adjust performance characteristics of the SSD. While a sample implementation is discussed with reference to Figs. 2-3 , embodiments of the invention can be instantiated through different combinations of services, applications, and background services.
- some embodiments enable solid state storage device over-clocking by tuning the frequency of the device controller (e.g., logic 125 of Fig. 1 ), dynamically scaling the controller logic frequency beyond stock level through an SCT (Smart Command Transport) command (which is transmitted over a SATA bus or another interface, including for example, over the interconnect 104 of Fig.
- SCT Smart Command Transport
- enabling burst power in-rush to storage device safe power limit e.g., where "in-rush” refers to a peak period of power consumption during burst of data transfer
- enabling e.g., SOC (System On Chip)
- OEM specified threshold through an API (Application Program Interface)
- enabling e.g., NAND and/or NOR, or other types of NVM
- flash memory over-clocking by dynamically scaling flash frequency beyond stock level through the SCT command
- screening of solid state storage device controllers for highest performance bins by using internal registers e.g., via segmentation or "bin-ing" of solid state storage device controllers by their determined/assigned upper/maximum operating frequency limit.
- a “bin” generally refers to a collection of electronic components that are assigned an SKU (Stock Keeping Unit) based on their determined/assigned operating frequency rating.
- SSD Turbo software and/or firmware
- platform logic such as software and/or firmware
- catastrophic failures e.g., caused by malicious attacks
- a utility may be provided to reinitialize the drive after failure, e.g., by wiping the drive and making it useable again.
- Fig. 4 illustrates a flow diagram of a method 400 to recover from failure.
- Method 400 may be used to regain stability after failure, e.g., due to selection of overly aggressive tuning parameters when tuning performance of an SSD. While Fig. 4 discusses tuning techniques for an SSD, the same or similar techniques may also be applied to other types of NVM devices.
- One or more operations of method 400 can be performed by one or more components discussed with reference to the other figures (e.g., the logic 125).
- an SSD is powered on at operation 404.
- SSD initialization is performed (e.g., by returning the tuning or over-clocking settings to default values).
- BIOS Basic Input Output System
- POST Power On Self Test
- an operation 410 the BIOS has an opportunity to perform SSD testing and/or OC (Over-Clocking).
- An operation 412 determines whether the SSD operations are stable and if not, the system resets by returning to operation 402. Otherwise, method 400 continues with OS boot at operation 414 (e.g., from the SSD or another NVM device). Alternatively, operation 408 may be directly followed by operation 414.
- OS is ready and operating (e.g., idle).
- Operations 418 and/or 420 are performed (once the OS is operational at operation 416) to tune SSD over-clocking/tuning and determine stability of the SSD operations at current settings. If SSD operations become unstable at operation 420, the system resets by returning to operation 402.
- SCT and ATA Advanced Technology Attachment
- the SCT command is transmitted via a SATA command sent to an SSD.
- Table 1 lists SCT commands that may be used (which may be vendor specific). SCT commands can be used for the NAND timing value, the maximum controller frequency value, and accumulated power value.
- an SSD over-clocking lock command is used to prevent users from over-clocking the drive via software unless explicitly unlocked (e.g., helping prevent malicious code or some users from doing harm). Hence, locking prevents tuning or over-clocking and unlocking allows changes.
- the locking command causes setting (or clearing depending on implementation) of a lock status bit in some storage device (such as a memory (including memories discussed with reference to Figs. 1 or 5-7 ), register, memory in the controller logic 125, in firmware, in the SSD, etc.).
- some storage device such as a memory (including memories discussed with reference to Figs. 1 or 5-7 ), register, memory in the controller logic 125, in firmware, in the SSD, etc.).
- some storage device such as a memory (including memories discussed with reference to Figs. 1 or 5-7 ), register, memory in the controller logic 125, in firmware, in the SSD, etc.
- Table 1 Feature Name SCT Command Code ATA Command Code ATA Address Controller Logic Frequency Read (or System PLL Timing) 0xD005 0x3F 0xE0 Controller Logic Frequency Write (or System PLL Timing) 0xD006 0x3F 0xE0 Power Mode Read/Write 0xD001 0x3F 0xE0 NAND Timing Read (e.g., Maximum System PLL Timing Value) 0xD006 0x3F 0xE0 NAND Timing Write (e.g., Accumulated Power Value) 0xD007 0x3F 0xE0 Drive Over-clocking Lockout None 0x3F 0xE0
- ATA commands may be used to read the SSD's model/serial numbers and other identification information (e.g., from the ATA addresses in a storage device, firmware, etc.).
- the temperature of the SSD may also be monitored via ATA command (e.g., via one or more of the sensors 150 of Fig. 1 , which may be physically proximate to the SSD, within the SSD, or otherwise thermally coupled to the SSD).
- Some embodiments make use of the existing SCT and ATA command protocols; however, new commands are added for the unique tuning features discussed herein (e.g., such as shown in Table 1).
- the majority of commands used are SCT based commands.
- the Drive Over-clocking Lockout command is created (and a half dozen others shown in Table 1) to manage the ability to tune SSD performance on-the-fly and in real-time (rather than via hard coded firmware that SSD manufacturers would use to develop/test their solutions, for example).
- some embodiments use ATA commands, e.g., for telemetry as inputs to feedback loops where intelligent software dynamically changes tuning parameters. For example, when pushing the boundaries of performance, the storage device may heat-up and ATA commands to retrieve temperature data can be used to help detect this situation and reduce one or more tuning parameters to keep the drive in healthy operating conditions.
- Fig. 4A illustrates a flow diagram of a method 450 to determine which drives or storage devices (e.g., SSDs) in a system are capable of being tuned.
- Method 450 is performed before exposing the option to tune the performance to a user via software or utilities.
- One or more operations of method 400 can be performed by one or more components discussed with reference to the other figures (e.g., the logic 125).
- each storage device (identified at operation 452) is queried with a unique command (e.g., via SCT/ATA commands or another interface).
- a unique command e.g., via SCT/ATA commands or another interface.
- a list of tunable drives are displayed (e.g., in a Graphical User Interface (GUI)) and/or tuning commands are allowed to be sent to the supported drives.
- GUI Graphical User Interface
- SSD 130 includes a controller logic 482 (which in turn includes one or more processor cores or processors 484 and a memory controller logic 486), Random Access Memory (RAM) 488, firmware storage 490, and one or more memory modules 492-1 to 492-n (which may include NAND, NOR, or other types of non-volatile memory).
- Memory modules 492-1 to 492-n are coupled to the memory controller logic 486 via one or more memory channels or busses.
- SSD 130 communicates with logic 125 via an interface (such as a SATA, PCIe (Peripheral Component Interconnect express), etc. interface).
- tuning may be initiated by system software (e.g., application, utility, etc.) or system BIOS. Also, tuning may be initiated manually (e.g., via a user GUI) or automatically (e.g., by intelligent logic, including software and/or firmware). Commands to initiate this tuning may utilize the SCT or ATA protocols such as discussed with reference to Table 1 above. For example, when initiated from within the OS, the commands pass through the storage device driver (which may be stored in memory 114 of Fig. 1 , for example), the system interface, SATA, or PCIe bus, to the storage device (e.g., SSD 130). Controller logic 482 on the storage device then executes firmware code to parse and execute the commands.
- the storage device driver which may be stored in memory 114 of Fig. 1 , for example
- Controller logic 482 on the storage device then executes firmware code to parse and execute the commands.
- Controller logic 482 can change its own clock/operating frequency by changing the ratio (a.k.a., multiplier) to its existing clock. For example, if the controller's nominal clock is 33.3MHz and normally fixed ratio is 3 for a 100MHz effective frequency, changing the ratio to 4 would provide a higher (e.g., 133MHz) clock frequency which can accelerate performance. Similarly, the clock/operating frequency of one or more of the bus(es) or channel(s) coupled between the memory modules 492-1 to 492-n and memory controller logic 786, as well as operating/clock frequencies of one or more of the memory modules 492-1 to 492-n may be changed. Moreover, while an example of changing ratios is provided, it may also be possible to change the nominal clock frequency directly instead (or in addition thereto). In such cases, the flow would be similar and may optionally include communication/control of an external clock source.
- the ratio a.k.a., multiplier
- the knobs used may include one or more of: (a) controller logic 125 frequency , e.g., derived from system PLL (Phase Locked Loop) timing (e.g., between about 400MHz to 625MHz); (b) SSD bus frequency that may include the SATA bus coupled to the SSD, an internal bus in the SSD that is coupled to the non-volatile memory cells of the SSD, etc. (e.g., switching between about 83MHz and 100MHz); and/or (c) power mode (such as low, typical, unconstrained, etc.).
- controller logic 125 frequency e.g., derived from system PLL (Phase Locked Loop) timing (e.g., between about 400MHz to 625MHz)
- SSD bus frequency that may include the SATA bus coupled to the SSD, an internal bus in the SSD that is coupled to the non-volatile memory cells of the SSD, etc. (e.g., switching between about 83MHz and 100MHz); and/or (c) power mode (such as low, typical,
- the values being monitored may include one or more of: temperature, controller logic 125 frequency, flash memory bus frequency (e.g., which may be the same as controller logic 125 frequency), solid state storage device operating frequency, and/or accumulated power.
- a platform-based solid state storage device "Turbo" like capability may be provided, e.g., where solid state storage devices performance can be increased, e.g., in real-time, for one or more (consecutive or non-consecutive) time periods and/or based on various criterion such as: software workload demands, sensor data, and/or environmental conditions.
- the SSD Turbo feature can be built by putting the SSD tuning and over-clocking building blocks discussed herein together.
- some examples provide a framework, for the first time, which allows dynamic changes to SSD performance, including monitoring frequency(ies), power consumption, and closed-loop parameters.
- the general principle of Turbo may be applied to SSDs, e.g., speeding up SSDs to meet peak demands and slowing down SSDs (utilizing lower power levels) when the demand is reduced.
- Fig. 5 illustrates a block diagram of a computing system 500 in which the invention can be used.
- the computing system 500 may include one or more central processing unit(s) (CPUs) 502 or processors that communicate via an interconnection network (or bus) 504.
- the processors 502 may include a general purpose processor, a network processor (that processes data communicated over a computer network 503), an application processor (such as those used in cell phones, smart phones, etc.), or other types of a processor (including a reduced instruction set computer (RISC) processor or a complex instruction set computer (CISC)).
- RISC reduced instruction set computer
- CISC complex instruction set computer
- Various types of computer networks 503 may be utilized including wired (e.g., Ethernet, Gigabit, Fiber, etc.) or wireless networks (such as cellular, 3G (Third-Generation Cell-Phone Technology or 3rd Generation Wireless Format (UWCC)), 5G, Low Power Embedded (LPE), etc.).
- the processors 502 may have a single or multiple core design.
- the processors 502 with a multiple core design may integrate different types of processor cores on the same integrated circuit (IC) die.
- the processors 502 with a multiple core design may be implemented as symmetrical or asymmetrical multiprocessors.
- One or more of the processors 502 may be the same or similar to the processors 102 of Fig. 1 .
- one or more of the processors 502 may include one or more of the cores 106 and/or cache 108.
- the operations discussed with reference to Figs. 1-4 may be performed by one or more components of the system 500.
- a chipset 506 may also communicate with the interconnection network 504.
- the chipset 506 may include a graphics and memory control hub (GMCH) 508.
- the GMCH 508 may include a memory controller 510 (which may be the same or similar to the memory controller 120 of Fig. 1 ) that communicates with the memory 114.
- the memory 114 may store data, including sequences of instructions that are executed by the CPU 502, or any other device included in the computing system 500.
- system 500 includes logic 125 and SSD 130 (which may be coupled to system 500 via bus 522 such as illustrated, via other interconnects such as 504, where logic 125 is incorporated into chipset 506, etc.).
- the memory 114 may include one or more volatile storage (or memory) devices such as random access memory (RAM), dynamic RAM (DRAM), synchronous DRAM (SDRAM), static RAM (SRAM), or other types of storage devices.
- volatile storage or memory
- Nonvolatile memory may also be utilized such as a hard disk, flash, PCM, 3D Cross Point Memory, Resistive Random Access Memory, and STTRAM Additional devices may communicate via the interconnection network 504, such as multiple CPUs and/or multiple system memories.
- the GMCH 508 may also include a graphics interface 514 that communicates with a graphics accelerator 516.
- the graphics interface 514 may communicate with the graphics accelerator 516 via an accelerated graphics port (AGP).
- a display 517 (such as a flat panel display, touch screen, etc.) may communicate with the graphics interface 514 through, for example, a signal converter that translates a digital representation of an image stored in a storage device such as video memory or system memory into display signals that are interpreted and displayed by the display.
- the display signals produced by the display device may pass through various control devices before being interpreted by and subsequently displayed on the display 517.
- a hub interface 518 may allow the GMCH 508 and an input/output control hub (ICH) 520 to communicate.
- the ICH 520 may provide an interface to I/O devices that communicate with the computing system 500.
- the ICH 520 may communicate with a bus 522 through a peripheral bridge (or controller) 524, such as a peripheral component interconnect (PCI) bridge, a universal serial bus (USB) controller, or other types of peripheral bridges or controllers.
- the bridge 524 may provide a data path between the CPU 502 and peripheral devices. Other types of topologies may be utilized.
- multiple buses may communicate with the ICH 520, e.g., through multiple bridges or controllers.
- peripherals in communication with the ICH 520 may include integrated drive electronics (IDE) or small computer system interface (SCSI) hard drive(s), USB port(s), a keyboard, a mouse, parallel port(s), serial port(s), floppy disk drive(s), digital output support (e.g., digital video interface (DVI)), or other devices.
- IDE integrated drive electronics
- SCSI small computer system interface
- the bus 522 may communicate with an audio device 526, one or more disk drive(s) 528, and a network interface device 530 (which is in communication with the computer network 503, e.g., via a wired or wireless interface).
- the network interface device 530 may be coupled to an antenna 531 to wirelessly (e.g., via an Institute of Electrical and Electronics Engineers (IEEE) 802.11 interface (including IEEE 802.11a/b/g/n, etc.), cellular interface, 3G, 5G, LPE, etc.) communicate with the network 503.
- IEEE Institute of Electrical and Electronics Engineers
- 802.11 interface including IEEE 802.11a/b/g/n, etc.
- cellular interface 3G, 5G, LPE, etc.
- Other devices may communicate via the bus 522.
- various components (such as the network interface device 530) may communicate with the GMCH 508.
- the processor 502 and the GMCH 508 may be combined to form a single chip.
- the graphics accelerator 516 may
- nonvolatile memory may include one or more of the following: read-only memory (ROM), programmable ROM (PROM), erasable PROM (EPROM), electrically EPROM (EEPROM), a disk drive (e.g., 528), a floppy disk, a compact disk ROM (CD-ROM), a digital versatile disk (DVD), flash memory, a magneto-optical disk, or other types of nonvolatile machine-readable media that are capable of storing electronic data (e.g., including instructions).
- ROM read-only memory
- PROM programmable ROM
- EPROM erasable PROM
- EEPROM electrically EPROM
- a disk drive e.g., 528
- floppy disk e.g., floppy disk
- CD-ROM compact disk ROM
- DVD digital versatile disk
- flash memory e.g., a magneto-optical disk, or other types of nonvolatile machine-readable media that are capable of storing electronic data (e.g.
- Fig. 6 illustrates a computing system 600 that is arranged in a point-to-point (PtP) configuration.
- Fig. 6 shows a system where processors, memory, and input/output devices are interconnected by a number of point-to-point interfaces.
- the operations discussed with reference to Figs. 1-5 may be performed by one or more components of the system 600.
- the system 600 may include several processors, of which only two, processors 602 and 604 are shown for clarity.
- the processors 602 and 604 may each include a local memory controller hub (MCH) 606 and 608 to enable communication with memories 610 and 612.
- the memories 610 and/or 612 may store various data such as those discussed with reference to the memory 114 of Figs. 1 and/or 5.
- MCH 606 and 608 may include the memory controller 120.
- system 600 includes logic 125 and SSD 130 (which may be coupled to system 600 via bus 640/644 such as illustrated, via other point-to-point connections to the processor(s) 602/604 or chipset 620, where logic 125 is incorporated into chipset 620, etc.).
- the processors 602 and 604 may be one of the processors 502 discussed with reference to Fig. 5 .
- the processors 602 and 604 may exchange data via a point-to-point (PtP) interface 614 using PtP interface circuits 616 and 618, respectively.
- the processors 602 and 604 may each exchange data with a chipset 620 via individual PtP interfaces 622 and 624 using point-to-point interface circuits 626, 628, 630, and 632.
- the chipset 620 may further exchange data with a high-performance graphics circuit 634 via a high-performance graphics interface 636, e.g., using a PtP interface circuit 637.
- the graphics interface 636 may be coupled to a display device (e.g., display 517).
- one or more of the cores 106 and/or cache 108 of Fig. 1 may be located within the processors 602 and 604.
- Other implementations may exist in other circuits, logic units, or devices within the system 600 of Fig. 6 .
- other implementations may be distributed throughout several circuits, logic units, or devices illustrated in Fig. 6 .
- the chipset 620 may communicate with a bus 640 using a PtP interface circuit 641.
- the bus 640 may have one or more devices that communicate with it, such as a bus bridge 642 and I/O devices 643.
- the bus bridge 642 may communicate with other devices such as a keyboard/mouse 645, communication devices 646 (such as modems, network interface devices, or other communication devices that may communicate with the computer network 503, as discussed with reference to network interface device 530 for example, including via antenna 531), audio I/O device, and/or a data storage device 648.
- the data storage device 648 may store code 649 that may be executed by the processors 602 and/or 604.
- SOC 702 includes one or more Central Processing Unit (CPU) cores 720, one or more Graphics Processor Unit (GPU) cores 730, an Input/Output (I/O) interface 740, and a memory controller 742.
- CPU Central Processing Unit
- GPU Graphics Processor Unit
- I/O Input/Output
- Various components of the SOC package 702 may be coupled to an interconnect or bus such as discussed herein with reference to the other figures.
- the SOC package 702 may include more or less components, such as those discussed herein with reference to the other figures.
- each component of the SOC package 720 may include one or more other components, e.g., as discussed with reference to the other figures herein.
- SOC package 702 (and its components) is provided on one or more Integrated Circuit (IC) die, e.g., which are packaged onto a single semiconductor device.
- IC Integrated Circuit
- SOC package 702 is coupled to a memory 760 (which may be similar to or the same as memory discussed herein with reference to the other figures) via the memory controller 742.
- the memory 760 (or a portion of it) can be integrated on the SOC package 702.
- the I/O interface 740 may be coupled to one or more I/O devices 770, e.g., via an interconnect and/or bus such as discussed herein with reference to other figures.
- I/O device(s) 770 may include one or more of a keyboard, a mouse, a touchpad, a display, an image/video capture device (such as a camera or camcorder/video recorder), a touch screen, a speaker, or the like.
- SOC package 702 may include/integrate the logic 125. Alternatively, the logic 125 may be provided outside of the SOC package 702 (i.e., as a discrete logic).
- the operations discussed herein, e.g., with reference to Figs. 1-7 may be implemented as hardware (e.g., circuitry), software, firmware, microcode, or combinations thereof, which may be provided as a computer program product, e.g., including a tangible (e.g., non-transitory) machine-readable or computer-readable medium having stored thereon instructions (or software procedures) used to program a computer to perform a process discussed herein.
- the term "logic” may include, by way of example, software, hardware, or combinations of software and hardware.
- the machine-readable medium may include a storage device such as those discussed with respect to Figs. 1-7 .
- tangible computer-readable media may be downloaded as a computer program product, wherein the program may be transferred from a remote computer (e.g., a server) to a requesting computer (e.g., a client) by way of data signals (such as in a carrier wave or other propagation medium) via a communication link (e.g., a bus, a modem, or a network connection).
- a remote computer e.g., a server
- a requesting computer e.g., a client
- data signals such as in a carrier wave or other propagation medium
- a communication link e.g., a bus, a modem, or a network connection
Description
- The present disclosure generally relates to the field of electronics. More particularly, some embodiments of the invention generally relate to on-the-fly performance adjustment techniques for solid state storage devices.
- Generally, memory used to store data in a computing system can be volatile (to store volatile information) or non-volatile (to store persistent information). Volatile data structures stored in volatile memory are used for temporary or intermediate information that is required to support the functionality of a program during the run-time of the program. On the other hand, persistent data structures stored in non-volatile memory are available beyond the run-time of a program and can be reused. Moreover, new data is typically generated as volatile data first, before the user or programmer decides to make the data persistent. For example, programmers or users may cause mapping (i.e., instantiating) of volatile structures in volatile main memory that is directly accessible by a processor. Persistent data structures, on the other hand, are instantiated on non-volatile storage devices like rotating disks attached to Input/Output (I/O or 10) buses or non-volatile memory based devices like flash memory.
- To increase performance, some systems may utilize a Solid State Drive (SSD) that includes non-volatile memory such as flash memory to provide a non-volatile storage solution. Such SSDs generally take less space, weigh less, and are faster than more traditional hard disk drives (HDDs). Furthermore, hard disk drives provide a relatively low-cost storage solution and are used in many computing devices to provide non-volatile storage. Hard disk drives, however, can use a lot of power when compared to Solid State Drives since a hard disk drive needs to spin its rotating disks at a relatively high speed and move disk heads relative to the spinning disks to read/write data. All this physical movement generates heat and increases power consumption.
- To this end, some mobile devices are migrating towards solid state drives. Also, some stationary computing systems (such as desktops, workstations, servers, etc.) may utilize such solid state drives to improve performance. However, utilizing the same usage model for solid state drives in different types of computing devices may not always result in an optimal balance between performance and reliability.
- Document
US 2010/0274933 A1 discloses a solid state disc drive. The drive comprises a memory device and a controller. The controller is coupled to the memory device, accesses the memory device according to a clock signal, estimates a work load of the memory device, and adjust a frequency of the clock signal in accordance with the estimated work load. - Document
US 6,185,692 B1 discloses a data processing system and a method for dynamically setting bus clock frequency in response to a number of loads. The data processing system includes a bus, one or more loads coupled to the bus, and a clock generator. The clock generator generates a bus clock signal that is coupled to at least one of the loads. While the clock generator is generating a bus clock signal having a first frequency, the number of loads connected to the bus is determined. In response to this determination, the frequency of the bus clock signal is automatically changed from the first frequency to a second frequency. In one embodiment in which the bus is a PCI local bus having a plurality of slots, the determination of the number of loads is made by examining at least one storage location associated with each of a plurality of slots. - An apparatus according to
claim 1, a method according toclaim 4 and a machine readable storage according to claim 8 are provided. Further embodiments are subject matter of dependent claims. - The detailed description is provided with reference to the accompanying figures. In the figures, the left-most digit(s) of a reference number identifies the figure in which the reference number first appears. The use of the same reference numbers in different figures indicates similar or identical items.
-
Figs. 1 ,5 , and6-7 illustrate block diagrams of computing systems, which may be utilized to implement the invention, discussed herein. -
Fig. 2 illustrates a flow diagram according to an embodiment. -
Fig. 3 illustrates a sample user interface to provide control over tuning of a solid state storage device, according to an embodiment. -
Figs. 4 and4A illustrate flow diagrams according to some examples useful for understanding the invention. -
Fig. 4B illustrates a block diagram of various components of an SSD, according to an embodiment. - In the following description, numerous specific details are set forth in order to provide a thorough understanding of various embodiments. However, various embodiments of the invention may be practiced without the specific details. In other instances, well-known methods, procedures, components, and circuits have not been described in detail so as not to obscure the particular embodiments of the invention. Further, various aspects of embodiments of the invention may be performed using various means, such as integrated semiconductor circuits ("hardware"), computer-readable instructions organized into one or more programs ("software"), or some combination of hardware and software. For the purposes of this disclosure reference to "logic" shall mean either hardware, software, firmware, or some combination thereof.
- Some embodiments not part of the invention provide for on-the-fly performance adjustment techniques for solid state drives. As discussed herein, "on-the-fly" or "dynamic" performance adjustment generally refers performance adjustment without requiring a computing system reboot or Operating System (OS) reboot. Also, such solid state drives may include flash memory (also referred to herein interchangeably as a solid state storage device), Phase Change Memory (PCM), Spin Torque Transfer Random Access Memory (STTRAM), Resistive Random Access Memory, 3D (3-Dimensional) Cross Point Memory, etc. Hence, some embodiments provide methods and/or apparatus to enable dynamic performance control of SSDs. An embodiment not part of the invention enables end-users to dynamically control the performance of SSDs, trading off between performance, reliability, thermal constraints, and/or device lifetime. In one embodiment, a command interface (e.g., via software) allows for making such performance trade-offs on-the-fly, e.g., from within an OS.
- In an embodiment, an end-user may utilize techniques/features discussed herein to adjust/tune the performance of a SSD, by enabling SSD over-clocking. Over-clocking generally refers to increasing the operating frequency of a component (such as an SSD) beyond a normal/default operating frequency, e.g., to increase performance. For example, the tuning may be based on OEM (Original Equipment Manufacturer) and/or end-user tolerance to changes in thermal, power, and/or reliability conditions. Such approaches allow for utilizing different characteristics or usage model for SSDs in different types of computing devices to provide a more optimal balance between one or more of performance, reliability, power consumption, thermal conditions, etc.
- Moreover, without some embodiments not part of the invention, SSDs used in larger desktop systems with additional power delivery and cooling capability may have to operate within the same constraints of SSDs used in ultra-thin notebooks and their lesser cooling and power delivery capabilities. Also, a file server may have different reliability expectations than a gaming system. To this end, some embodiments not part of the invention allow for a system designer (or savvy user) to have input into these platform tradeoffs. Furthermore, some embodiments provide for a platform-based SSD "Turbo" like capability, e.g., where SSD's performance can be adjusted (also referred to herein as "tuning"), in real-time or during runtime, for one or more (consecutive or non-consecutive) time periods and/or based on various criterion such as: software workload demands, sensor data, and/or environmental conditions. Additionally, Intel® Corporation's Extreme Tuning Utility (XTU) enables end-users to over-clock the Central Processing Unit (CPU), Graphics Processing Unit (GPU), and/or system memory to achieve higher system performance. This utility may be extended in an embodiment to allow for end-users to over-clock their SSDs, e.g., resulting in improved performance for storage I/O (Input/Output) bound workloads. Further, while allowing the ability to over-clock SSDs, some embodiments avoid the potential for extensive data loss (e.g., when a solid state storage device controller stops operating). Moreover, while some embodiments herein discuss techniques applied to SSDs, it is envisioned that the same or similar techniques may also be applied to other types of non-volatile memory devices.
- The techniques discussed herein may be provided in various computing systems (e.g., including smart phones, tablets, portable game consoles, Ultra-Mobile Personal Computers (UMPCs), etc.), such as those discussed with reference to
Figs. 1-7 . More particularly,Fig. 1 illustrates a block diagram of acomputing system 100 in which the invention may be used. Thesystem 100 includes one or more processors 102-1 through 102-N (generally referred to herein as "processors 102" or "processor 102"). Theprocessors 102 communicate via an interconnection orbus 104. Each processor may include various components some of which are only discussed with reference to processor 102-1 for clarity. Accordingly, each of the remaining processors 102-2 through 102-N may include the same or similar components discussed with reference to the processor 102-1. - The processor 102-1 may include one or more processor cores 106-1 through 106-M (referred to herein as "
cores 106," or more generally as "core 106"), a cache 108 (which may be a shared cache or a private cache), and/or arouter 110. Theprocessor cores 106 may be implemented on a single integrated circuit (IC) chip. Moreover, the chip may include one or more shared and/or private caches (such as cache 108), buses or interconnections (such as a bus or interconnection 112),logic 120, memory controllers (such as those discussed with reference toFigs. 5-7 ), or other components. - The
router 110 may be used to communicate between various components of the processor 102-1 and/orsystem 100. Moreover, the processor 102-1 may include more than onerouter 110. Furthermore, the multitude ofrouters 110 may be in communication to enable data routing between various components inside or outside of the processor 102-1. - The
cache 108 may store data (e.g., including instructions) that are utilized by one or more components of the processor 102-1, such as thecores 106. For example, thecache 108 may locally cache data stored in amemory 114 for faster access by the components of theprocessor 102. As shown inFig. 1 , thememory 114 may be in communication with theprocessors 102 via theinterconnection 104. The cache 108 (that may be shared) may have various levels, for example, thecache 108 may be a mid-level cache and/or a last-level cache (LLC). Also, each of thecores 106 may include a level 1 (LI) cache (116-1) (generally referred to herein as "LI cache 116"). Various components of the processor 102-1 may communicate with thecache 108 directly, through a bus (e.g., the bus 112), and/or a memory controller or hub. - As shown in
Fig. 1 ,memory 114 may be coupled to other components ofsystem 100 through amemory controller 120.Memory 114 may include non-volatile memory such as flash memory (or a solid state storage device, including an SSD), PCM, STTRAM, Resistive Random Access Memory, 3D Cross Point Memory, etc.. Even though thememory controller 120 is shown to be coupled between theinterconnection 104 and thememory 114, thememory controller 120 may be located elsewhere insystem 100. For example,memory controller 120 or portions of it may be provided within one of theprocessors 102. According to an embodiment of the invention,system 100 includes logic (e.g., solid state storage controller logic 125) to control access to one or more NVM or Non-Volatile Memory (including one or more solid state storage) devices (such as one ormore SSDs 130, further discussed with reference toFig. 2 ). The one or more NVM devices may be provided on the same integrated circuit die. Furthermore, even thoughlogic 125 is shown to be directly coupled to theinterconnection 104 inFig. 1 ,logic 125 can alternatively communicate via a storage bus/interconnect (such as the SATA (Serial Advanced Technology Attachment) bus discussed with reference toFig. 2 ) with one or more other components of system 100 (for example where the storage bus is coupled to interconnect 104 via some other logic like a bus bridge, chipset (such as discussed with reference toFigs. 5-6 ), etc.). Additionally,logic 125 may be incorporated into a memory controller (such as those discussed with reference toFigs. 1 and5-6 ) or at least provided on a same integrated circuit device. - Furthermore,
logic 125 may be coupled to one ormore sensors 150 to receive information (e.g., in the form of one or more bits or signals) to indicate the status of or values detected by the one ormore sensors 150. The sensor(s) 150 may be provided proximate to components of system 100 (or other computing systems discussed herein such as those discussed with reference to other figures including 5-7, for example), such as thecores 106,interconnections processor 102, SSD, SSD bus, SATA bus,logic 125, etc., to sense variations in various factors affecting power/thermal behavior of the system/platform, such as temperature, operating frequency, operating voltage, power consumption, and/or inter-core communication activity, etc. -
Fig. 2 illustrates a high level flow diagram for tuning an SSD, according to an embodiment. WhileFig. 2 discusses tuning of an SSD, the same or similar techniques may also be applied to any type of solid state storage NVM device. As illustrated, performance tuning software 202 (which may be an application running within an OS 204) includes an SSD performancetuning software application 206 that accepts and validates SSD performance tuning request(s) from an end-user (e.g., via a Graphical User Interface (GUI)) and/or from an automated software application (e.g., based on one or more predefined criteria). - At an
operation 208, a driver command is passed to initiate the turning/change to the SSD performance (e.g., via a storage device driver such as a Serial Advanced Technology Attachment (SATA) driver). The driver command is passed to a SATA controller logic 210 (e.g., include in a Peripheral Control Hub (PCH) or other hardware) via a SATA bus. In an embodiment, theSATA controller 210 is the same or similar to thelogic 125 ofFig. 1 . In turn,SSD 130 accepts the command and makes the performance change that apply to the SSD (such as changing the operating frequency of the bus that couples an internal SSD controller to the non-volatile memory cells in the SSD, the non-volatile memory cells, and/or other components of the SSD). -
Fig. 3 illustrates a sample GUI to provide software controls to tune an SSD, according to an embodiment. As discussed herein, turning an SSD refers to adjusting the performance of a SSD, for example, by enabling SSD over-clocking. Also, over-clocking generally refers to increasing the operating frequency of a component (such as an SSD, its interface/bus, or theSSD controller logic 125, etc.) beyond a normal/default operating frequency, e.g., to increase performance. For example, the tuning may be based on OEM and/or end-user tolerance to changes in thermal, power, and/or reliability conditions. WhileFig. 3 discusses techniques for tuning an SSD, the same or similar techniques may also be applied to other types of solid state storage devices.Fig. 3 illustrates a sample implementation using Intel® Extreme Tuning Utility (XTU) in one embodiment. As shown, the GUI allows for setting of SSD controller frequency (1) such as the operating frequency of thelogic 125 ofFig. 1 , setting SSD power limits (2), viewing default and proposed SSD controller frequency and power mode values (3), viewing a histogram of the SSD controller frequency over a give time period (4), and/or viewing current SSD controller operating frequency (5). - Moreover, some embodiments not part of the invention provide for on-the-fly adjusting of performance characteristics for solid state storage devices (including SSDs) by providing the ability to make changes without a system or OS reboot. It allows a plurality of real-time tuning options via software and/or hardware communication and control mechanisms to manage dynamic tuning as discussed with reference to
Figs. 2-3 , for example. In an embodiment not part of the invention, a command interface is provided for detecting configurable options and communicating changes to a solid state storage drive. - For example,
Fig. 3 illustrates how a software application can be used to adjust performance characteristics of the SSD. While a sample implementation is discussed with reference toFigs. 2-3 , embodiments of the invention can be instantiated through different combinations of services, applications, and background services. - Accordingly, some embodiments enable solid state storage device over-clocking by tuning the frequency of the device controller (e.g.,
logic 125 ofFig. 1 ), dynamically scaling the controller logic frequency beyond stock level through an SCT (Smart Command Transport) command (which is transmitted over a SATA bus or another interface, including for example, over theinterconnect 104 ofFig. 1 ), enabling burst power in-rush to storage device safe power limit (e.g., where "in-rush" refers to a peak period of power consumption during burst of data transfer), enabling (e.g., SOC (System On Chip)) power consumption to exceed OEM specified threshold through an API (Application Program Interface), enabling (e.g., NAND and/or NOR, or other types of NVM) flash memory over-clocking by dynamically scaling flash frequency beyond stock level through the SCT command, and/or screening of solid state storage device controllers for highest performance bins by using internal registers (e.g., via segmentation or "bin-ing" of solid state storage device controllers by their determined/assigned upper/maximum operating frequency limit). A "bin" generally refers to a collection of electronic components that are assigned an SKU (Stock Keeping Unit) based on their determined/assigned operating frequency rating. - Furthermore, such techniques may be used to enable an "SSD Turbo" feature where platform logic (such as software and/or firmware) can dynamically modify SSD performance to balance/change performance versus battery life in particular form-factors and operating conditions. Also, catastrophic failures (e.g., caused by malicious attacks) may be prevented by providing recovery methods (such as discussed with reference to
Fig. 4 ) and fixed boundaries on input ranges for tuning parameters of SSD performance (such as threshold frequency values for the flash device and/or controller logic 125) to provide further protection, as will be further discussed below. Also, a utility may be provided to reinitialize the drive after failure, e.g., by wiping the drive and making it useable again. -
Fig. 4 illustrates a flow diagram of amethod 400 to recover from failure.Method 400 may be used to regain stability after failure, e.g., due to selection of overly aggressive tuning parameters when tuning performance of an SSD. WhileFig. 4 discusses tuning techniques for an SSD, the same or similar techniques may also be applied to other types of NVM devices. One or more operations ofmethod 400 can be performed by one or more components discussed with reference to the other figures (e.g., the logic 125). - Referring to
Fig. 4 , after platform power on atoperation 402, an SSD is powered on atoperation 404. At anoperation 406, SSD initialization is performed (e.g., by returning the tuning or over-clocking settings to default values). At anoperation 408, BIOS (Basic Input Output System) Power On Self Test (POST) is performed. At anoperation 410, the BIOS has an opportunity to perform SSD testing and/or OC (Over-Clocking). Anoperation 412 determines whether the SSD operations are stable and if not, the system resets by returning tooperation 402. Otherwise,method 400 continues with OS boot at operation 414 (e.g., from the SSD or another NVM device). Alternatively,operation 408 may be directly followed byoperation 414. At anoperation 416, OS is ready and operating (e.g., idle).Operations 418 and/or 420 are performed (once the OS is operational at operation 416) to tune SSD over-clocking/tuning and determine stability of the SSD operations at current settings. If SSD operations become unstable atoperation 420, the system resets by returning tooperation 402. - Various embodiments use SCT and ATA (Advanced Technology Attachment) commands to communicate with SSDs to invoke the tuning or over-clocking. The SCT command is transmitted via a SATA command sent to an SSD. Table 1 below lists SCT commands that may be used (which may be vendor specific). SCT commands can be used for the NAND timing value, the maximum controller frequency value, and accumulated power value. In an embodiment of the invention, an SSD over-clocking lock command is used to prevent users from over-clocking the drive via software unless explicitly unlocked (e.g., helping prevent malicious code or some users from doing harm). Hence, locking prevents tuning or over-clocking and unlocking allows changes. The locking command causes setting (or clearing depending on implementation) of a lock status bit in some storage device (such as a memory (including memories discussed with reference to
Figs. 1 or5-7 ), register, memory in thecontroller logic 125, in firmware, in the SSD, etc.). For additional protection, the range of the accepted values for these items below can be bound/limited.Table 1 Feature Name SCT Command Code ATA Command Code ATA Address Controller Logic Frequency Read (or System PLL Timing) 0xD005 0x3F 0xE0 Controller Logic Frequency Write (or System PLL Timing) 0xD006 0x3F 0xE0 Power Mode Read/Write 0xD001 0x3F 0xE0 NAND Timing Read (e.g., Maximum System PLL Timing Value) 0xD006 0x3F 0xE0 NAND Timing Write (e.g., Accumulated Power Value) 0xD007 0x3F 0xE0 Drive Over-clocking Lockout None 0x3F 0xE0 - Furthermore, ATA commands may be used to read the SSD's model/serial numbers and other identification information (e.g., from the ATA addresses in a storage device, firmware, etc.). The temperature of the SSD may also be monitored via ATA command (e.g., via one or more of the
sensors 150 ofFig. 1 , which may be physically proximate to the SSD, within the SSD, or otherwise thermally coupled to the SSD). - Some embodiments make use of the existing SCT and ATA command protocols; however, new commands are added for the unique tuning features discussed herein (e.g., such as shown in Table 1). The majority of commands used are SCT based commands. For example, with respect to the last line of Table 1, the Drive Over-clocking Lockout command is created (and a half dozen others shown in Table 1) to manage the ability to tune SSD performance on-the-fly and in real-time (rather than via hard coded firmware that SSD manufacturers would use to develop/test their solutions, for example).
- Moreover, some embodiments use ATA commands, e.g., for telemetry as inputs to feedback loops where intelligent software dynamically changes tuning parameters. For example, when pushing the boundaries of performance, the storage device may heat-up and ATA commands to retrieve temperature data can be used to help detect this situation and reduce one or more tuning parameters to keep the drive in healthy operating conditions.
-
Fig. 4A illustrates a flow diagram of amethod 450 to determine which drives or storage devices (e.g., SSDs) in a system are capable of being tuned.Method 450 is performed before exposing the option to tune the performance to a user via software or utilities. One or more operations ofmethod 400 can be performed by one or more components discussed with reference to the other figures (e.g., the logic 125). - Referring to
Fig. 4A , at anoperation 452, locations for addressable storage devices are determined. At anoperation 454, each storage device (identified at operation 452) is queried with a unique command (e.g., via SCT/ATA commands or another interface). At anoperation 456, if the device responds correctly to the query ofoperation 454, that device is flagged as tunable at anoperation 458. At anoperation 460, a list of tunable drives are displayed (e.g., in a Graphical User Interface (GUI)) and/or tuning commands are allowed to be sent to the supported drives. As shown inFig. 4A , if the device fails to respond atoperation 456, anoperation 462 flags the device as not tunable andmethod 450 return tooperation 460. -
Fig. 4B illustrates a block diagram of various components of an SSD, according to an embodiment. As shown inFig. 4B ,SSD 130 includes a controller logic 482 (which in turn includes one or more processor cores orprocessors 484 and a memory controller logic 486), Random Access Memory (RAM) 488,firmware storage 490, and one or more memory modules 492-1 to 492-n (which may include NAND, NOR, or other types of non-volatile memory). Memory modules 492-1 to 492-n are coupled to thememory controller logic 486 via one or more memory channels or busses. Also,SSD 130 communicates withlogic 125 via an interface (such as a SATA, PCIe (Peripheral Component Interconnect express), etc. interface). - Moreover, tuning may be initiated by system software (e.g., application, utility, etc.) or system BIOS. Also, tuning may be initiated manually (e.g., via a user GUI) or automatically (e.g., by intelligent logic, including software and/or firmware). Commands to initiate this tuning may utilize the SCT or ATA protocols such as discussed with reference to Table 1 above. For example, when initiated from within the OS, the commands pass through the storage device driver (which may be stored in
memory 114 ofFig. 1 , for example), the system interface, SATA, or PCIe bus, to the storage device (e.g., SSD 130).Controller logic 482 on the storage device then executes firmware code to parse and execute the commands. -
Controller logic 482 can change its own clock/operating frequency by changing the ratio (a.k.a., multiplier) to its existing clock. For example, if the controller's nominal clock is 33.3MHz and normally fixed ratio is 3 for a 100MHz effective frequency, changing the ratio to 4 would provide a higher (e.g., 133MHz) clock frequency which can accelerate performance. Similarly, the clock/operating frequency of one or more of the bus(es) or channel(s) coupled between the memory modules 492-1 to 492-n and memory controller logic 786, as well as operating/clock frequencies of one or more of the memory modules 492-1 to 492-n may be changed. Moreover, while an example of changing ratios is provided, it may also be possible to change the nominal clock frequency directly instead (or in addition thereto). In such cases, the flow would be similar and may optionally include communication/control of an external clock source. - The knobs used may include one or more of: (a)
controller logic 125 frequency , e.g., derived from system PLL (Phase Locked Loop) timing (e.g., between about 400MHz to 625MHz); (b) SSD bus frequency that may include the SATA bus coupled to the SSD, an internal bus in the SSD that is coupled to the non-volatile memory cells of the SSD, etc. (e.g., switching between about 83MHz and 100MHz); and/or (c) power mode (such as low, typical, unconstrained, etc.). - Additionally, the values being monitored may include one or more of: temperature,
controller logic 125 frequency, flash memory bus frequency (e.g., which may be the same ascontroller logic 125 frequency), solid state storage device operating frequency, and/or accumulated power. - Furthermore, a platform-based solid state storage device "Turbo" like capability may be provided, e.g., where solid state storage devices performance can be increased, e.g., in real-time, for one or more (consecutive or non-consecutive) time periods and/or based on various criterion such as: software workload demands, sensor data, and/or environmental conditions. The SSD Turbo feature can be built by putting the SSD tuning and over-clocking building blocks discussed herein together. Hence, some examples provide a framework, for the first time, which allows dynamic changes to SSD performance, including monitoring frequency(ies), power consumption, and closed-loop parameters. In this fashion, the general principle of Turbo may be applied to SSDs, e.g., speeding up SSDs to meet peak demands and slowing down SSDs (utilizing lower power levels) when the demand is reduced.
-
Fig. 5 illustrates a block diagram of acomputing system 500 in which the invention can be used. Thecomputing system 500 may include one or more central processing unit(s) (CPUs) 502 or processors that communicate via an interconnection network (or bus) 504. Theprocessors 502 may include a general purpose processor, a network processor (that processes data communicated over a computer network 503), an application processor (such as those used in cell phones, smart phones, etc.), or other types of a processor (including a reduced instruction set computer (RISC) processor or a complex instruction set computer (CISC)). Various types ofcomputer networks 503 may be utilized including wired (e.g., Ethernet, Gigabit, Fiber, etc.) or wireless networks (such as cellular, 3G (Third-Generation Cell-Phone Technology or 3rd Generation Wireless Format (UWCC)), 5G, Low Power Embedded (LPE), etc.). Moreover, theprocessors 502 may have a single or multiple core design. Theprocessors 502 with a multiple core design may integrate different types of processor cores on the same integrated circuit (IC) die. Also, theprocessors 502 with a multiple core design may be implemented as symmetrical or asymmetrical multiprocessors. - One or more of the
processors 502 may be the same or similar to theprocessors 102 ofFig. 1 . For example, one or more of theprocessors 502 may include one or more of thecores 106 and/orcache 108. Also, the operations discussed with reference toFigs. 1-4 may be performed by one or more components of thesystem 500. - A
chipset 506 may also communicate with theinterconnection network 504. Thechipset 506 may include a graphics and memory control hub (GMCH) 508. TheGMCH 508 may include a memory controller 510 (which may be the same or similar to thememory controller 120 ofFig. 1 ) that communicates with thememory 114. Thememory 114 may store data, including sequences of instructions that are executed by theCPU 502, or any other device included in thecomputing system 500. Also,system 500 includeslogic 125 and SSD 130 (which may be coupled tosystem 500 viabus 522 such as illustrated, via other interconnects such as 504, wherelogic 125 is incorporated intochipset 506, etc.). Thememory 114 may include one or more volatile storage (or memory) devices such as random access memory (RAM), dynamic RAM (DRAM), synchronous DRAM (SDRAM), static RAM (SRAM), or other types of storage devices. Nonvolatile memory may also be utilized such as a hard disk, flash, PCM, 3D Cross Point Memory, Resistive Random Access Memory, and STTRAM Additional devices may communicate via theinterconnection network 504, such as multiple CPUs and/or multiple system memories. - The
GMCH 508 may also include agraphics interface 514 that communicates with agraphics accelerator 516. The graphics interface 514 may communicate with thegraphics accelerator 516 via an accelerated graphics port (AGP). A display 517 (such as a flat panel display, touch screen, etc.) may communicate with the graphics interface 514 through, for example, a signal converter that translates a digital representation of an image stored in a storage device such as video memory or system memory into display signals that are interpreted and displayed by the display. The display signals produced by the display device may pass through various control devices before being interpreted by and subsequently displayed on thedisplay 517. - A
hub interface 518 may allow theGMCH 508 and an input/output control hub (ICH) 520 to communicate. TheICH 520 may provide an interface to I/O devices that communicate with thecomputing system 500. TheICH 520 may communicate with abus 522 through a peripheral bridge (or controller) 524, such as a peripheral component interconnect (PCI) bridge, a universal serial bus (USB) controller, or other types of peripheral bridges or controllers. Thebridge 524 may provide a data path between theCPU 502 and peripheral devices. Other types of topologies may be utilized. Also, multiple buses may communicate with theICH 520, e.g., through multiple bridges or controllers. Moreover, other peripherals in communication with theICH 520 may include integrated drive electronics (IDE) or small computer system interface (SCSI) hard drive(s), USB port(s), a keyboard, a mouse, parallel port(s), serial port(s), floppy disk drive(s), digital output support (e.g., digital video interface (DVI)), or other devices. - The
bus 522 may communicate with anaudio device 526, one or more disk drive(s) 528, and a network interface device 530 (which is in communication with thecomputer network 503, e.g., via a wired or wireless interface). As shown, thenetwork interface device 530 may be coupled to anantenna 531 to wirelessly (e.g., via an Institute of Electrical and Electronics Engineers (IEEE) 802.11 interface (including IEEE 802.11a/b/g/n, etc.), cellular interface, 3G, 5G, LPE, etc.) communicate with thenetwork 503. Other devices may communicate via thebus 522. Also, various components (such as the network interface device 530) may communicate with theGMCH 508. In addition, theprocessor 502 and theGMCH 508 may be combined to form a single chip. Furthermore, thegraphics accelerator 516 may be included within theGMCH 508. - Furthermore, the
computing system 500 may include volatile and/or nonvolatile memory (or storage). For example, nonvolatile memory may include one or more of the following: read-only memory (ROM), programmable ROM (PROM), erasable PROM (EPROM), electrically EPROM (EEPROM), a disk drive (e.g., 528), a floppy disk, a compact disk ROM (CD-ROM), a digital versatile disk (DVD), flash memory, a magneto-optical disk, or other types of nonvolatile machine-readable media that are capable of storing electronic data (e.g., including instructions). -
Fig. 6 illustrates acomputing system 600 that is arranged in a point-to-point (PtP) configuration. In particular,Fig. 6 shows a system where processors, memory, and input/output devices are interconnected by a number of point-to-point interfaces. The operations discussed with reference toFigs. 1-5 may be performed by one or more components of thesystem 600. - As illustrated in
Fig. 6 , thesystem 600 may include several processors, of which only two,processors processors memories memories 610 and/or 612 may store various data such as those discussed with reference to thememory 114 ofFigs. 1 and/or 5. Also,MCH memory controller 120. Furthermore,system 600 includeslogic 125 and SSD 130 (which may be coupled tosystem 600 viabus 640/644 such as illustrated, via other point-to-point connections to the processor(s) 602/604 orchipset 620, wherelogic 125 is incorporated intochipset 620, etc.). - The
processors processors 502 discussed with reference toFig. 5 . Theprocessors interface 614 usingPtP interface circuits processors chipset 620 via individual PtP interfaces 622 and 624 using point-to-point interface circuits chipset 620 may further exchange data with a high-performance graphics circuit 634 via a high-performance graphics interface 636, e.g., using aPtP interface circuit 637. As discussed with reference toFig. 5 , thegraphics interface 636 may be coupled to a display device (e.g., display 517). - As shown in
Fig. 6 , one or more of thecores 106 and/orcache 108 ofFig. 1 may be located within theprocessors system 600 ofFig. 6 . Furthermore, other implementations may be distributed throughout several circuits, logic units, or devices illustrated inFig. 6 . - The
chipset 620 may communicate with abus 640 using aPtP interface circuit 641. Thebus 640 may have one or more devices that communicate with it, such as abus bridge 642 and I/O devices 643. Via abus 644, thebus bridge 642 may communicate with other devices such as a keyboard/mouse 645, communication devices 646 (such as modems, network interface devices, or other communication devices that may communicate with thecomputer network 503, as discussed with reference tonetwork interface device 530 for example, including via antenna 531), audio I/O device, and/or adata storage device 648. Thedata storage device 648 may storecode 649 that may be executed by theprocessors 602 and/or 604. - One or more of the components discussed herein can be embodied as a System On Chip (SOC) device.
Fig. 7 illustrates a block diagram of an SOC package. As illustrated inFig. 7 ,SOC 702 includes one or more Central Processing Unit (CPU) cores 720, one or more Graphics Processor Unit (GPU)cores 730, an Input/Output (I/O)interface 740, and amemory controller 742. Various components of theSOC package 702 may be coupled to an interconnect or bus such as discussed herein with reference to the other figures. Also, theSOC package 702 may include more or less components, such as those discussed herein with reference to the other figures. Further, each component of the SOC package 720 may include one or more other components, e.g., as discussed with reference to the other figures herein. SOC package 702 (and its components) is provided on one or more Integrated Circuit (IC) die, e.g., which are packaged onto a single semiconductor device. - As illustrated in
Fig. 7 ,SOC package 702 is coupled to a memory 760 (which may be similar to or the same as memory discussed herein with reference to the other figures) via thememory controller 742. The memory 760 (or a portion of it) can be integrated on theSOC package 702. - The I/
O interface 740 may be coupled to one or more I/O devices 770, e.g., via an interconnect and/or bus such as discussed herein with reference to other figures. I/O device(s) 770 may include one or more of a keyboard, a mouse, a touchpad, a display, an image/video capture device (such as a camera or camcorder/video recorder), a touch screen, a speaker, or the like. Furthermore,SOC package 702 may include/integrate thelogic 125. Alternatively, thelogic 125 may be provided outside of the SOC package 702 (i.e., as a discrete logic). - In various embodiments and examples of the invention, the operations discussed herein, e.g., with reference to
Figs. 1-7 , may be implemented as hardware (e.g., circuitry), software, firmware, microcode, or combinations thereof, which may be provided as a computer program product, e.g., including a tangible (e.g., non-transitory) machine-readable or computer-readable medium having stored thereon instructions (or software procedures) used to program a computer to perform a process discussed herein. Also, the term "logic" may include, by way of example, software, hardware, or combinations of software and hardware. The machine-readable medium may include a storage device such as those discussed with respect toFigs. 1-7 . - Additionally, such tangible computer-readable media may be downloaded as a computer program product, wherein the program may be transferred from a remote computer (e.g., a server) to a requesting computer (e.g., a client) by way of data signals (such as in a carrier wave or other propagation medium) via a communication link (e.g., a bus, a modem, or a network connection).
Claims (8)
- An apparatus comprising:controller logic (125), wherein the controller logic (125) is to cause a change in an operational frequency of one or more non-volatile memory devices (130) in response to a command, andone or more non-volatile memory devices (130) coupled to the controller logic (125), characterized in thatthe controller logic (125) is to control access to one or more non-volatile memory devices (130),the controller logic (125) is to receive an over-clocking lock command, wherein the over-clocking lock command sets a lock status bit in a memory of the controller logic (125), the lock status bit indicating whether over-clocking of the one or more non-volatile memory devices (130) to an operating frequency beyond a normal/default operating frequency of the one or more non-volatile memory devices (130) in response to said command is allowed or to be prevented, andthe controller logic (125) is to cause, in response to the command and the lock status bit allowing over-clocking the operational frequency of the one or more non-volatile memory devices (130), a change in the operational frequency of the one or more non-volatile memory devices (130) to an operational frequency beyond a normal/default operating frequency of the one or more non-volatile memory devices (130),wherein over-clocking refers to increasing the operating frequency of the one or more non-volatile memory devices (130) beyond a normal/default operating frequency, and the command and the over-clocking lock command are Smart Command Transport, SCT, commands transported via the Advanced Technology Attachment, ATA, protocol.
- The apparatus of claim 1, wherein the one or more non-volatile memory devices (130) are to comprise one or more of: a solid state storage device, a phase change memory, a 3D cross point memory, a resistive random access memory, and a spin torque transfer random access memory.
- The apparatus of claim 1 or 2, wherein the controller logic (125) is to refrain from causing the change in response to a value of the lock status bit.
- A method comprising:coupling one or more non-volatile memory devices (130) to a controller logic (125);characterized by:controlling access to one or more non-volatile memory devices (130) via the controller logic (125);accepting, by the one or more non-volatile memory devices (130), the command;receiving, by the controller logic (125), an over-clocking lock command, wherein the over-clocking lock command sets a lock status bit in a memory of the controller logic (125), the lock status bit indicating whether over-clocking of the one or more non-volatile memory devices (130) to an operating frequency beyond a normal/default operating frequency of the one or more non-volatile memory devices (130) in response to said command is allowed or to be prevented,causing, by the controller logic (125) and in response to the command and the lock status bit allowing over-clocking the operational frequency of the one or more non-volatile memory devices (130), a change in the operational frequency of the one ormore non-volatile memory devices (130) to an operational frequency beyond a normal/default operating frequency of the one or more non-volatile memory devices (130),wherein over-clocking refers to increasing the operating frequency of the one or more non-volatile memory devices (130) beyond a normal/default operating frequency; and wherein the command and the over-clocking lock command are Smart Command Transport, SCT, commands transported via the Advanced Technology Attachment, ATA, protocol.
- The method of claim 4, wherein the one or more non-volatile memory devices (130) comprise one or more of: a solid state storage device, a phase change memory, a 3D cross point memory, a resistive random access memory, and a spin torque transfer random access memory.
- The method of claim 4 or 5, further comprising the controller logic (125) refraining from causing the change in response to a value of the lock status bit.
- The method of any of claims 4 to 6, further comprising the controller logic (125) causing a system reset in response to detection of an unstable operating condition associated with the one or more non-volatile memory devices.
- Machine-readable storage including machine-readable instructions which, when executed by an apparatus, cause the apparatus to perform the method as claimed in any of claims 4-7.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201361829983P | 2013-05-31 | 2013-05-31 | |
US13/929,708 US20140359196A1 (en) | 2013-05-31 | 2013-06-27 | On-the-fly performance adjustment for solid state storage devices |
PCT/US2014/039594 WO2014193844A1 (en) | 2013-05-31 | 2014-05-27 | On-the-fly performance adjustment for solid state storage devices |
Publications (3)
Publication Number | Publication Date |
---|---|
EP3005079A1 EP3005079A1 (en) | 2016-04-13 |
EP3005079A4 EP3005079A4 (en) | 2016-11-30 |
EP3005079B1 true EP3005079B1 (en) | 2021-11-17 |
Family
ID=51986487
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP14803579.3A Active EP3005079B1 (en) | 2013-05-31 | 2014-05-27 | On-the-fly performance adjustment for solid state storage devices |
Country Status (8)
Country | Link |
---|---|
US (1) | US20140359196A1 (en) |
EP (1) | EP3005079B1 (en) |
JP (1) | JP6160848B2 (en) |
KR (1) | KR101764044B1 (en) |
CN (1) | CN105164635B (en) |
BR (1) | BR112015027470B1 (en) |
RU (1) | RU2624563C2 (en) |
WO (1) | WO2014193844A1 (en) |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102267041B1 (en) | 2015-06-05 | 2021-06-22 | 삼성전자주식회사 | Storage device and operation method thereof |
US10073659B2 (en) | 2015-06-26 | 2018-09-11 | Intel Corporation | Power management circuit with per activity weighting and multiple throttle down thresholds |
US10198061B2 (en) * | 2015-09-01 | 2019-02-05 | Toshiba Memory Corporation | Storage and storage system |
US9804795B2 (en) | 2015-09-09 | 2017-10-31 | Toshiba Memory Corporation | Memory system and controller |
US10599349B2 (en) * | 2015-09-11 | 2020-03-24 | Samsung Electronics Co., Ltd. | Method and apparatus of dynamic parallelism for controlling power consumption of SSDs |
US10459644B2 (en) * | 2016-10-28 | 2019-10-29 | Western Digital Techologies, Inc. | Non-volatile storage system with integrated compute engine and optimized use of local fast memory |
US10585608B2 (en) * | 2017-03-22 | 2020-03-10 | Oracle International Corporation | System and method for securely isolating a system feature |
US10585598B2 (en) | 2017-09-29 | 2020-03-10 | Hewlett Packard Enterprise Development Lp | Modifying accessibility based on memory access patterns |
US10402121B2 (en) * | 2017-12-21 | 2019-09-03 | Apple Inc. | Systems and methods for reducing performance state change latency |
JP2020046752A (en) * | 2018-09-14 | 2020-03-26 | キオクシア株式会社 | Storage device and information processing system |
US11079945B2 (en) * | 2018-09-20 | 2021-08-03 | Ati Technologies Ulc | Dynamic configuration of memory timing parameters |
KR20210004611A (en) | 2019-07-05 | 2021-01-13 | 에스케이하이닉스 주식회사 | Memory interface, data storage device including the same and operating method thereof |
CN111580639A (en) * | 2020-05-06 | 2020-08-25 | 深圳忆联信息系统有限公司 | SSD (solid State disk) adaptive load clock adjusting method and device and computer equipment |
CN111833797A (en) * | 2020-07-28 | 2020-10-27 | 重庆惠科金渝光电科技有限公司 | Time sequence control plate, driving device and display device |
KR20230026877A (en) * | 2021-08-18 | 2023-02-27 | 에스케이하이닉스 주식회사 | Computing system and operating method thereof |
CN116301662B (en) * | 2023-05-12 | 2023-08-01 | 合肥联宝信息技术有限公司 | Solid state disk power consumption management method and solid state disk |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6185692B1 (en) * | 1998-05-12 | 2001-02-06 | International Business Machine Corporation | Data processing system and method for dynamically setting bus clock frequency in response to a number of loads |
Family Cites Families (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2870328B2 (en) * | 1992-11-12 | 1999-03-17 | 日本電気株式会社 | Nonvolatile semiconductor memory device |
TW522297B (en) * | 2000-03-17 | 2003-03-01 | Micro Star Int Co Ltd | Automatic over-clock method for CPU |
JP4841069B2 (en) * | 2001-07-24 | 2011-12-21 | パナソニック株式会社 | Storage device |
JP2005031729A (en) * | 2003-07-07 | 2005-02-03 | Fujitsu Ltd | Disk control device, disk device, disk control method, disk control program |
US7206960B2 (en) * | 2003-08-22 | 2007-04-17 | Hewlett-Packard Development Company, L.P. | Bus clock frequency management based on device load |
US7467318B2 (en) * | 2003-09-29 | 2008-12-16 | Ati Technologies Ulc | Adaptive temperature dependent feedback clock control system and method |
US7382366B1 (en) * | 2003-10-21 | 2008-06-03 | Nvidia Corporation | Method, apparatus, system, and graphical user interface for selecting overclocking parameters of a graphics system |
DE10349750A1 (en) * | 2003-10-23 | 2005-05-25 | Commissariat à l'Energie Atomique | Phase change memory, phase change memory arrangement, phase change memory cell, 2D phase change memory cell array, 3D phase change memory cell array and electronic component |
US7287199B2 (en) * | 2004-03-31 | 2007-10-23 | Giga-Byte Technology Co., Ltd. | Device capable of detecting BIOS status for clock setting and method thereof |
US7779239B2 (en) * | 2004-07-28 | 2010-08-17 | Intel Corporation | User opt-in processor feature control capability |
US20060056233A1 (en) * | 2004-09-10 | 2006-03-16 | Parkinson Ward D | Using a phase change memory as a replacement for a buffered flash memory |
US7584006B2 (en) * | 2004-12-20 | 2009-09-01 | Corsair Memory | Managing memory modules |
US8593470B2 (en) * | 2005-02-24 | 2013-11-26 | Ati Technologies Ulc | Dynamic memory clock switching circuit and method for adjusting power consumption |
US7426592B2 (en) * | 2006-03-30 | 2008-09-16 | Inventec Corporation | Management function setting method for intelligent platform management interface |
US7861113B2 (en) * | 2007-03-16 | 2010-12-28 | Dot Hill Systems Corporation | Method and apparatus for operating storage controller system in elevated temperature environment |
TW200937276A (en) * | 2007-10-05 | 2009-09-01 | Diskeeper Corp | Solid state drive optimizer |
US20090235108A1 (en) * | 2008-03-11 | 2009-09-17 | Gold Spencer M | Automatic processor overclocking |
TW200951812A (en) * | 2008-06-03 | 2009-12-16 | Dfi Inc | Method and apparatus for changing BIOS parameters via a hot key |
WO2009149059A1 (en) * | 2008-06-04 | 2009-12-10 | Initio Corporation | Ssd with a controller accelerator |
CN101676879A (en) * | 2008-09-17 | 2010-03-24 | 鸿富锦精密工业(深圳)有限公司 | Over-frequency capability test system and method |
US20100274933A1 (en) * | 2009-04-24 | 2010-10-28 | Mediatek Inc. | Method and apparatus for reducing memory size and bandwidth |
EP2302519B1 (en) * | 2009-09-09 | 2013-01-16 | ST-Ericsson SA | Dynamic frequency memory control |
US8214580B2 (en) * | 2009-10-23 | 2012-07-03 | International Business Machines Corporation | Solid state drive with adjustable drive life and capacity |
CN102063263B (en) * | 2009-11-18 | 2013-06-26 | 成都市华为赛门铁克科技有限公司 | Method, device and system for responding read-write operation request of host computer by solid state disk |
US20120074466A1 (en) * | 2010-09-28 | 2012-03-29 | Seagate Technology Llc | 3d memory array with vertical transistor |
JP5537474B2 (en) * | 2011-03-24 | 2014-07-02 | 公益財団法人鉄道総合技術研究所 | Program and sensor node program creation device |
CN102736666B (en) * | 2011-04-12 | 2016-03-30 | 群联电子股份有限公司 | Reference frequency establishing method, Memory Controller and flash memory |
TWI468946B (en) * | 2011-04-27 | 2015-01-11 | Silicon Motion Inc | Method for performing host-directed operations, and associated memory device and controller thereof |
KR101982251B1 (en) * | 2011-05-24 | 2019-05-24 | 마벨 월드 트레이드 리미티드 | Method for storage devices to achieve low write amplification with low over provision |
-
2013
- 2013-06-27 US US13/929,708 patent/US20140359196A1/en not_active Abandoned
-
2014
- 2014-05-27 WO PCT/US2014/039594 patent/WO2014193844A1/en active Application Filing
- 2014-05-27 BR BR112015027470-6A patent/BR112015027470B1/en active IP Right Grant
- 2014-05-27 JP JP2016512117A patent/JP6160848B2/en active Active
- 2014-05-27 KR KR1020157028207A patent/KR101764044B1/en active IP Right Grant
- 2014-05-27 RU RU2015146912A patent/RU2624563C2/en not_active IP Right Cessation
- 2014-05-27 EP EP14803579.3A patent/EP3005079B1/en active Active
- 2014-05-27 CN CN201480024473.3A patent/CN105164635B/en active Active
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6185692B1 (en) * | 1998-05-12 | 2001-02-06 | International Business Machine Corporation | Data processing system and method for dynamically setting bus clock frequency in response to a number of loads |
Also Published As
Publication number | Publication date |
---|---|
RU2015146912A (en) | 2017-05-10 |
CN105164635A (en) | 2015-12-16 |
KR101764044B1 (en) | 2017-08-14 |
EP3005079A1 (en) | 2016-04-13 |
BR112015027470A2 (en) | 2017-07-25 |
CN105164635B (en) | 2019-06-14 |
RU2624563C2 (en) | 2017-07-04 |
BR112015027470B1 (en) | 2022-07-26 |
EP3005079A4 (en) | 2016-11-30 |
JP2016517988A (en) | 2016-06-20 |
WO2014193844A1 (en) | 2014-12-04 |
KR20150128907A (en) | 2015-11-18 |
JP6160848B2 (en) | 2017-07-12 |
US20140359196A1 (en) | 2014-12-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP3005079B1 (en) | On-the-fly performance adjustment for solid state storage devices | |
CN108351813B (en) | Method and apparatus for enabling individual non-volatile memory express (NVMe) input/output (IO) queues on different network addresses of NVMe controller | |
JP6154071B2 (en) | Dynamic voltage and frequency management based on active processor | |
CN106598184B (en) | Performing cross-domain thermal control in a processor | |
KR101748747B1 (en) | Controlling configurable peak performance limits of a processor | |
US7747881B2 (en) | System and method for limiting processor performance | |
KR101707096B1 (en) | Generic host-based controller latency method and apparatus | |
US9996398B2 (en) | Application processor and system on chip | |
EP2936317A1 (en) | In-place change between transient and persistent state for data structures in non-volatile memory | |
US11922172B2 (en) | Configurable reduced memory startup | |
US20210357202A1 (en) | Firmware updating | |
JP6868087B2 (en) | Communication channel method and system to the management controller | |
US11809875B2 (en) | Low-power pre-boot operations using a multiple cores for an information handling system | |
WO2023010265A1 (en) | Firmware update technologies | |
US20240028222A1 (en) | Sleep mode using shared memory between two processors of an information handling system | |
US11847009B1 (en) | Power control for improving foreground application performance in an information handling system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20151020 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
AX | Request for extension of the european patent |
Extension state: BA ME |
|
DAX | Request for extension of the european patent (deleted) | ||
A4 | Supplementary search report drawn up and despatched |
Effective date: 20161028 |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: G06F 13/38 20060101ALN20161024BHEP Ipc: G06F 3/06 20060101ALI20161024BHEP Ipc: G06F 13/14 20060101ALI20161024BHEP Ipc: G06F 9/305 20060101AFI20161024BHEP Ipc: G06F 13/16 20060101ALN20161024BHEP |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: EXAMINATION IS IN PROGRESS |
|
17Q | First examination report despatched |
Effective date: 20200428 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: EXAMINATION IS IN PROGRESS |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: GRANT OF PATENT IS INTENDED |
|
INTG | Intention to grant announced |
Effective date: 20210622 |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE PATENT HAS BEEN GRANTED |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R096 Ref document number: 602014081317 Country of ref document: DE |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: REF Ref document number: 1448630 Country of ref document: AT Kind code of ref document: T Effective date: 20211215 |
|
REG | Reference to a national code |
Ref country code: NL Ref legal event code: FP |
|
REG | Reference to a national code |
Ref country code: LT Ref legal event code: MG9D |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: MK05 Ref document number: 1448630 Country of ref document: AT Kind code of ref document: T Effective date: 20211117 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: RS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211117 Ref country code: LT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211117 Ref country code: FI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211117 Ref country code: BG Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220217 Ref country code: AT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211117 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220317 Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211117 Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220317 Ref country code: PL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211117 Ref country code: NO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220217 Ref country code: LV Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211117 Ref country code: HR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211117 Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220218 Ref country code: ES Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211117 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SM Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211117 Ref country code: SK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211117 Ref country code: RO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211117 Ref country code: EE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211117 Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211117 Ref country code: CZ Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211117 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R097 Ref document number: 602014081317 Country of ref document: DE |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed |
Effective date: 20220818 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: AL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211117 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211117 |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
REG | Reference to a national code |
Ref country code: BE Ref legal event code: MM Effective date: 20220531 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MC Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211117 Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20220527 Ref country code: LI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20220531 Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20220531 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20220527 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211117 Ref country code: BE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20220531 |
|
P01 | Opt-out of the competence of the unified patent court (upc) registered |
Effective date: 20230523 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: NL Payment date: 20230419 Year of fee payment: 10 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20230420 Year of fee payment: 10 Ref country code: DE Payment date: 20230419 Year of fee payment: 10 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20230420 Year of fee payment: 10 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: HU Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO Effective date: 20140527 |