EP2887270B1 - End of communication detection - Google Patents
End of communication detection Download PDFInfo
- Publication number
- EP2887270B1 EP2887270B1 EP14193023.0A EP14193023A EP2887270B1 EP 2887270 B1 EP2887270 B1 EP 2887270B1 EP 14193023 A EP14193023 A EP 14193023A EP 2887270 B1 EP2887270 B1 EP 2887270B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- signal
- circuit
- carrier signal
- encoded
- phase
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Not-in-force
Links
- 238000004891 communication Methods 0.000 title claims description 41
- 238000001514 detection method Methods 0.000 title claims description 23
- 238000011084 recovery Methods 0.000 claims description 59
- 230000000630 rising effect Effects 0.000 claims description 14
- 238000000034 method Methods 0.000 claims description 10
- 230000004044 response Effects 0.000 claims description 6
- 230000006870 function Effects 0.000 description 11
- 238000012545 processing Methods 0.000 description 8
- 238000005070 sampling Methods 0.000 description 5
- 238000012986 modification Methods 0.000 description 4
- 230000004048 modification Effects 0.000 description 4
- 238000010586 diagram Methods 0.000 description 3
- 238000013459 approach Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 230000011664 signaling Effects 0.000 description 2
- 230000006978 adaptation Effects 0.000 description 1
- 230000003321 amplification Effects 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000003199 nucleic acid amplification method Methods 0.000 description 1
- 230000010363 phase shift Effects 0.000 description 1
- 238000010248 power generation Methods 0.000 description 1
- 238000007781 pre-processing Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/0001—Systems modifying transmission characteristics according to link quality, e.g. power backoff
- H04L1/0036—Systems modifying transmission characteristics according to link quality, e.g. power backoff arrangements specific to the receiver
- H04L1/0039—Systems modifying transmission characteristics according to link quality, e.g. power backoff arrangements specific to the receiver other detection of signalling, e.g. detection of TFCI explicit signalling
-
- H04B5/72—
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
- G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
- G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
- G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
-
- H04B5/266—
-
- H04B5/77—
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/18—Phase-modulated carrier systems, i.e. using phase-shift keying
- H04L27/22—Demodulator circuits; Receiver circuits
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/18—Phase-modulated carrier systems, i.e. using phase-shift keying
- H04L27/22—Demodulator circuits; Receiver circuits
- H04L27/227—Demodulator circuits; Receiver circuits using coherent demodulation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/18—Phase-modulated carrier systems, i.e. using phase-shift keying
- H04L27/22—Demodulator circuits; Receiver circuits
- H04L27/227—Demodulator circuits; Receiver circuits using coherent demodulation
- H04L27/2271—Demodulator circuits; Receiver circuits using coherent demodulation wherein the carrier recovery circuit uses only the demodulated signals
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/18—Phase-modulated carrier systems, i.e. using phase-shift keying
- H04L27/22—Demodulator circuits; Receiver circuits
- H04L27/227—Demodulator circuits; Receiver circuits using coherent demodulation
- H04L27/2271—Demodulator circuits; Receiver circuits using coherent demodulation wherein the carrier recovery circuit uses only the demodulated signals
- H04L27/2272—Demodulator circuits; Receiver circuits using coherent demodulation wherein the carrier recovery circuit uses only the demodulated signals using phase locked loops
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/18—Phase-modulated carrier systems, i.e. using phase-shift keying
- H04L27/22—Demodulator circuits; Receiver circuits
- H04L27/227—Demodulator circuits; Receiver circuits using coherent demodulation
- H04L27/2271—Demodulator circuits; Receiver circuits using coherent demodulation wherein the carrier recovery circuit uses only the demodulated signals
- H04L27/2273—Demodulator circuits; Receiver circuits using coherent demodulation wherein the carrier recovery circuit uses only the demodulated signals associated with quadrature demodulation, e.g. Costas loop
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/04—Speed or phase control by synchronisation signals
- H04L7/041—Speed or phase control by synchronisation signals using special codes as synchronising signal
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/04—Speed or phase control by synchronisation signals
- H04L7/041—Speed or phase control by synchronisation signals using special codes as synchronising signal
- H04L7/042—Detectors therefor, e.g. correlators, state machines
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/0014—Carrier regulation
- H04L2027/0024—Carrier regulation at the receiver end
- H04L2027/0026—Correction of carrier offset
- H04L2027/0036—Correction of carrier offset using a recovered symbol clock
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/0014—Carrier regulation
- H04L2027/0044—Control loops for carrier regulation
- H04L2027/0053—Closed loops
- H04L2027/0057—Closed loops quadrature phase
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/0014—Carrier regulation
- H04L2027/0083—Signalling arrangements
- H04L2027/0089—In-band signals
- H04L2027/0093—Intermittant signals
- H04L2027/0095—Intermittant signals in a preamble or similar structure
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L5/00—Arrangements affording multiple use of the transmission path
- H04L5/0001—Arrangements for dividing the transmission path
- H04L5/0003—Two-dimensional division
- H04L5/0005—Time-frequency
- H04L5/0007—Time-frequency the frequencies being orthogonal, e.g. OFDM(A), DMT
- H04L5/001—Time-frequency the frequencies being orthogonal, e.g. OFDM(A), DMT the frequencies being arranged in component carriers
Description
- Aspects of various embodiments are directed to wireless communication of data.
- Wireless communication is widely used in a variety of applications. For example, near field communication (NFC) is a short-range wireless technology (distances measured in centimeters) that is optimized for intuitive, easy, and secure communications between various devices such as smartphones, radio frequency identification (RFID) tags, and similar devices. Applications include, among others, contactless transactions, data exchange, and simplified setup of more complex communications such as WiFi.
- Various example embodiments are directed to wireless communication circuits and their implementation. Such embodiments may be implemented to address challenges related to detecting the end of a communication.
- In connection with one or more embodiments, an apparatus is provided for detecting the end of a communication. The apparatus includes an interface circuit for receiving an encoded signal. The apparatus also includes a carrier signal recovery circuit coupled to an output of the interface circuit. The carrier signal recovery circuit determines and outputs a carrier signal of the encoded signal. The carrier signal recovery circuit also generates and outputs a second signal that is out of phase with the carrier signal. The apparatus includes a decoding circuit, coupled to the output of the interface circuit and to the carrier signal recovery circuit. The decoding circuit decodes the encoded signal as a function of both the encoded signal and the carrier signal output by the carrier signal recovery circuit. The apparatus also includes a detection circuit, coupled to the output of the interface circuit and to the carrier signal recovery circuit. The detection circuit detects an indication of an end of a communication in the encoded signal as a function of both the encoded signal and the second signal.
- In connection with one or more embodiments, a method for detecting the end of a communication is also provided. A carrier signal of an encoded signal is determined. The carrier signal is phase-shifted to produce a second signal that is out of phase with the carrier signal. The encoded signal is decoded as a function of both the encoded signal and the carrier signal. An indication of an end of a communication is detected in the encoded signal by comparing the second signal with the encoded signal. In an example, the method further comprises: in response to the second signal having a first value at a time in which a rising edge of the encoded signal is detected, signaling that the indication of an end of a communication is not received; and in response to the second signal having a second value at a time in which a rising edge of the encoded signal is detected, signaling that the indication that an end of a communication is received. In another example, the encoded signal is a phase-shift-key (PSK) encoded signal.
- In connection with one or more embodiments, a near-field communication (NFC) device is provided. The NFC device includes an interface circuit having a loop antenna for receiving an encoded signal. The interface circuit also includes a power supply coupled to the loop antenna. The power supply generates a power supply voltage from the encoded signal received by the loop antenna. The NFC device includes a carrier signal recovery circuit coupled to an output of the interface circuit. The carrier signal recovery circuit determines and outputs a carrier signal of the encoded signal. The carrier signal recovery circuit also generates and outputs a second signal that is out of phase with the carrier signal. The NFC device apparatus also includes a decoding circuit, coupled to the output of the interface circuit and to the carrier signal recovery circuit. The decoding circuit decodes the encoded signal as a function of both the encoded signal and the carrier signal output by the carrier signal recovery circuit. The NFC device also includes a detection circuit, coupled to the output of the interface circuit and to the carrier signal recovery circuit. The detection circuit detects an indication of an end of a communication in the encoded signal as a function of both the encoded signal and the second signal. In an example, the encoded signal is a phase-shift-key (PSK) encoded signal; and the detection circuit includes a flip-flop having an input terminal connected to receive the second signal from the carrier signal recovery circuit and having an clock terminal connected to receive the encoded signal from the interface circuit. In another example, the encoded signal is a phase-shift-key (PSK) encoded signal; and the detection circuit includes a flip-flop having an input terminal connected to receive the encoded signal from the interface circuit and having an clock terminal connected to receive the second signal from the carrier signal recovery circuit, and a logical inverter circuit having an input coupled to an output of the flip-flop and an output coupled to an output of the detection circuit.
- The above discussion/summary is not intended to describe each embodiment or every implementation of the present disclosure. The figures and detailed description that follow also exemplify various embodiments.
- Various example embodiments may be more completely understood in consideration of the following detailed description in connection with the accompanying drawings, in which:
-
FIG. 1 shows a block diagram of an apparatus for receiving and processing encoded data, in accordance with one or more embodiments; -
FIG. 2 shows a symbol constellation having a plurality of encoded symbols and an end of communication symbol, in accordance with one or more embodiments; -
FIG. 3-1 shows a first circuit for receiving and processing encoded data, in accordance with one or more embodiments; -
FIG. 3-2 shows an example set of signals generated during operation of the circuit shown inFIG. 3-1 ; -
FIG. 4-1 shows a second circuit for receiving and processing encoded data, in accordance with one or more embodiments; -
FIG. 4-2 shows an example set of signals generated during operation of the circuit shown inFIG. 4-1 ; -
FIG. 5 shows an example carrier signal recovery circuit, in accordance with one or more embodiments; and -
FIG. 6 shows an example interface circuit for receiving and processing encoded data, in accordance with one or more embodiments. - While various embodiments discussed herein are amenable to modifications and alternative forms, aspects thereof have been shown by way of example in the drawings and will be described in detail. It should be understood, however, that the intention is not to limit the invention to the particular embodiments described. On the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the scope of the disclosure, including aspects defined in the claims. In addition, the term "example" as used throughout this application is only by way of illustration, and not limitation.
- Aspects of the present disclosure are believed to be applicable to a variety of different types of apparatuses, systems, and methods involving wireless communication. Various example embodiments are directed to methods, devices, and apparatus for detecting an end of a wireless communication.
- A hardware-efficient apparatus is disclosed for detecting an indication of the end of a communication in an encoded signal. The apparatus includes a carrier signal recovery circuit, a decoding circuit, and a detection circuit. The carrier signal recovery circuit determines and outputs a carrier signal of the encoded signal and also a phase-shifted version of the carrier signal. The decoding circuit decodes the data symbols of the encoded signal, using the carrier signal provided by the carrier signal recovery circuit. Although the decoding circuit may be adapted to detect symbols indicative of the end of communication, such adaptation will increase the cost of the decoder circuit and is not hardware-efficient. Instead, the apparatus includes a detection circuit that detects an end of communication as a function of the encoded signal and the phase-shifted carrier signal. For example, in some embodiments, the detection circuit may detect a symbol indicative of the end of communication using one of the two signals to trigger sampling of the other. In some implementations, this function may be implemented using a single flip-flop circuit. Using this approach, manufacturing cost may be reduced in comparison to some other approaches, which use a decoder circuit to detect end of communication.
- In some embodiments, an apparatus is provided for detecting the end of a communication. The apparatus includes an interface circuit for receiving an encoded signal. The apparatus also includes a carrier signal recovery circuit coupled to an output of the interface circuit. The carrier signal recovery circuit determines and outputs a carrier signal of the encoded signal. The carrier signal recovery circuit also generates and outputs a second signal that is out of phase with the carrier signal. The apparatus also includes a decoding circuit coupled to the output of the interface circuit and to the carrier signal recovery circuit. The decoding circuit decodes the encoded signal as a function of both the encoded signal and the carrier signal output by the carrier signal recovery circuit. A detection circuit is coupled to the output of the interface circuit and to the carrier signal recovery circuit. The detection circuit detects an indication of an end of a communication in the encoded signal as a function of both the encoded signal and the second signal.
- The interface circuit may be implemented differently for different applications. In some applications, the interface circuit may include a simple circuit for providing a signal to the carrier signal recovery circuit, the detection circuit and the decoding circuit. In some applications, the interface circuit may include various pre-processing circuits. For example, in some implementations, the interface circuit includes a difference amplifier configured to convert a received differential signal to a single-ended signal. As another example, the interface circuit may alternatively or additionally include one or more bandpass filters for processing a received signal. In some applications, the interface circuit may include an antenna for receiving radio frequency (RF) signals. In some applications, such as a passive RFID device, the interface circuit may also include a power supply for generating a power supply voltage from RF signals induced in the antenna.
- In some embodiments, the detection circuit includes a flip-flop having a first terminal (e.g., D input) connected to receive the second signal from the carrier signal recovery circuit and having a second terminal (e.g., a clock input terminal) connected to receive the encoded signal from the interface circuit. In this configuration, the encoded signal is used to trigger sampling of the phase-shifted second signal from the carrier signal recovery circuit.
- In some embodiments, the detection circuit includes a flip-flop having a first input terminal (D input) connected to receive the encoded signal from the interface circuit and having an second terminal (clock input) connected to receive the second signal from the carrier signal recovery circuit. In this configuration, the phase-shifted second signal is used to trigger sampling of the encoded signal. In this embodiment, the detection circuit also includes a logical inverter circuit configured to invert the output of the flip-flop.
- The carrier signal recovery circuit may include various different circuits for determining the carrier signal of the encoded signal. In some embodiments, the carrier signal recovery circuit also includes a phase-locked-loop (PLL) circuit having an input coupled to receive the encoded signal. In some embodiments, the carrier signal recovery circuit also includes a frequency divider coupled to an output of the PLL circuit.
- The disclosed embodiments may be applicable to a number of different communication systems using various communication protocols such as phase-shift-key (PSK) encoding. While not so limited, for ease of explanation, the examples are described with reference to wireless communications using the ISO/IEC 14443-2 Very High Bit Rates (VHBR) communication protocol. International standard ISO/IEC 14443 is the industry standard for contactless smart cards, and the communication protocols associated therewith. ISO/IEC 14443-compliant products provide RF-communication technology for transmitting data between a card or tag and a reader device. For example, in electronic ticketing for public transport, travelers can wave a smart card over a reader at the turnstiles or entry point, benefiting from improved convenience and speed in the ticketing process. Such products can be important to individual mobility, and can support multiple applications such as road tolling, airline tickets, and access control. One proposed amendment to the ISO/IEC 14443 standard, referred to as Very High Bit Rates (VHBR) or ISO/IEC 14443-2, provides increased data rate capabilities.
- As described in more detail with reference to
FIG. 2 , ISO/IEC 14443-2 VHBR utilizes a phase-shift keying (PSK) modulation, having data symbols located within a designated phase range of a symbol constellation map. The PSK modulation also has a special symbol, indicative of an end of a communication, located at a phase outside of the designated phase range of the data symbols. One or more disclosed embodiments provide hardware efficient circuitry for decoding data symbols and for detecting symbols indicative of an end of communication. - Turning now to the figures,
FIG. 1 shows a block diagram of an apparatus for receiving and processing encoded data. The apparatus includes aninterface circuit 102 for receiving an encoded signal. The apparatus also includes a carriersignal recovery circuit 110 coupled to receive an encoded signal from an output of theinterface circuit 102. The carriersignal recovery circuit 110 determines and outputs a carrier signal (I) of the encoded signal. The carriersignal recovery circuit 110 also generates and outputs a second signal (Q) that is 90 degrees out of phase with the carrier signal. The apparatus also includes adecoding circuit 130, coupled to the output of theinterface circuit 102 and to the carrier signal recovery circuit. Thedecoding circuit 130 decodes the encoded signal as a function of both the encoded signal and the carrier signal (I) output by the carriersignal recovery circuit 110. - The apparatus also includes an end of a communication (EOC)
detector 120, coupled to the output of theinterface circuit 102 and to the carriersignal recovery circuit 110. TheEOC detector 120 detects an indication of an end of a communication in the encoded signal as a function of both the encoded signal and the second signal (Q). -
FIG. 2 shows an example symbol constellation having a plurality of encoded symbols and an EOC symbol. The symbol constellation includes 16 possible constellation points, which may be used to communicate up to 4-bits of data in each data symbol. In this example, the 16 constellation points for the data symbols are located in a 60 degree phase range on the right side of the constellation diagram, from 11π/6 to π/6. The constellation also includes a symbol located at π that may be used to indicate the end-of-communication (EOC). - The embodiments are not limited to the symbol constellation map shown in
FIG. 2 . Rather, various embodiments may be used to detect an end of communication using a number of symbol constellation maps, having data symbols contained in a first phase range (e.g., the right side of the constellation map from 3π/2 to π/2) and an EOC symbol located outside of the first phase range (e.g., the left side of the constellation map from π/2 to 3π/2). -
FIG. 3-1 shows a first circuit for receiving and processing encoded data. The circuit includes aninterface circuit 302, a carriersignal recovery circuit 310, anEOC detector 320, and adecoding circuit 330, configured and arranged similar to theinterface circuit 102, the carriersignal recovery circuit 110, theEOC detector 120, and thedecoding circuit 130 described with reference toFIG. 1 . - Different embodiments may include various circuits for decoding the encoded signal, depending on the communication protocol used to encode the encoded signal. In the example shown in
FIG. 3-1 , the decoding circuit is configured to decode the PSK encoded signal (PSKin). In some implementations, thedecoding circuit 330 includes a time-to-digital converter (TDC) configured to decode the PSK encoded signal (PSKin) using the in-phase carrier signal (I) provided by the carriersignal recovery circuit 310. Alternatively, other circuits may be used decode the PSK encoded signal (PSKin) based on a phase difference between the PSK encoded signal (PSKin) and the in-phase carrier signal (I). - In this example, the
EOC detector circuit 320 includes a flip-flop 322 having a D-input terminal coupled to receive the 90 degree phase-shifted carrier signal (Q) from the carriersignal recovery circuit 310. The flip-flop 322 also has a clock input coupled to receive the encoded signal (PSKin). In this arrangement, the flip-flop 322 samples values of the phase-shifted carrier signal (Q) at times at which a rising edge of the encoded data signal is received. -
FIG. 3-2 illustrates the sampling performed by the flip-flop to detect the EOC symbol. In this example, data symbols are encoded by modulating the phase at which rising edges occur in the encoded data signal (PSKin) with reference to the in-phase carrier signal (I). The phase-shifted carrier signal (Q) has a low value when a phase of the encoded signal is in a phase range from 3π/2 to π/2, which includes the phase range of the symbol constellation having the data symbols. Accordingly, if a rising edge of the encoded signal occurs when the phase-shifted carrier signal (Q) is low, the encoded data symbol is in the phase range from 3π/2 to π/2. Conversely, if a rising edge of the encoded signal occurs when the phase-shifted carrier signal (Q) signal is high, the encoded symbol is in the phase range from π/2 to 3π/2. Therefore, if a high value of the phase-shifted carrier signal (Q) is sampled by the flip-flop 322, in response to a rising edge of the encoded data signal, an EOC data symbol (located at π in the symbol constellation) has been detected in the encoded data signal. - As described above, flip-flop 332 samples values of the phase-shifted carrier signal (Q) at rising edges of the encoded data signal. The sampled points of the phase-shifted carrier signal (Q) are marked by circles in
FIG. 3-2 . The bottom waveform (EOC) indicates the output of the flip-flop 332 shown inFIG. 3-1 . As shown inFIG. 3-2 , the output of the flip-flop is low when sampled Q values are low and is high when the sampled Q values are high. -
FIG. 4-1 shows a second circuit for receiving and processing encoded data. The circuit includes aninterface circuit 402, a carriersignal recovery circuit 410, anEOC detector 420, and adecoding circuit 430, configured and arranged similar to theinterface circuit 102, the carriersignal recovery circuit 110, theEOC detector 120, and thedecoding circuit 130, described with reference toFIG. 1 . Thedecoding circuit 430 is configured to decode a PSK encoded signal (PSKin). As described with reference to thedecoding circuit 330, thedecoding circuit 430 may include a time-to-digital converter (TDC) or other circuitry configured to decode the PSK encoded signal (PSKin) using the in-phase carrier signal (I) provided by the carriersignal recovery circuit 410. - In this example, the
EOC detector circuit 420 includes a flip-flop 442 having a D-input terminal coupled to receive the encoded signal (PSKin). The flip-flop 442 also has a clock input coupled to receive the 90 degree phase-shifted carrier signal (Q) from the carriersignal recovery circuit 310. In this arrangement, the flip-flop 442 samples values of the encoded signal (PSKin) at times at which a rising edge of the phase-shifted carrier signal (Q) is received. -
FIG. 4-2 illustrates the sampling performed by the flip-flop 442 to detect the EOC symbol. In this PSK example, data symbols are encoded by modulating the phase at which rising edges occur in the encoded data signal (PSKin) with reference to the in-phase carrier signal (I). When the encoded data signal (PSKin) is sampled at rising edges of the phase-shifted carrier signal (Q), the sampled values are high if the symbol of PSKin is in a phase range from 3π/2 to π/2, which is reserved for data symbols in the symbol constellation shown inFIG. 2 . Conversely, the sampled values are low if the sampled symbol of PSKin is in a phase range from π/2 to 3π/2, which is reserved for EOC symbols in the symbol constel-lation shown inFIG. 2 . Therefore, if a low value of the encoded signal (PSKin) is sampled by the flip-flop 422, in response to a rising edge of the phase-shifted carrier signal (Q), the EOC data symbol (located at π in the symbol constellation) has been detected in the encoded data signal. In the example shownFIG. 4-1 ,EOC detector 420 includes aninverter 424 that inverts the output of the flip-flop 422 to provide the EOC signal shown in the bottom waveform. As shown inFIG. 4-1 , the resulting EOC signal has a low value when the PSKin signal includes data symbols. Conversely, the resulting EOC signal has a high value when the PSKin signal includes an EOC symbol. -
FIG. 5 shows an example carriersignal recovery circuit 510, which may be used to implement the carriersignal recovery circuits signal recovery circuit 510 includes a phase-locked-loop (PLL) 512, which generates and outputs a carrier signal of an input signal (PSKin). In this example, the carriersignal recovery circuit 510 includes afrequency divider 514 following the PLL circuit to generate the two quadrature signals (I and Q) from the carrier signal output by the PLL. The I signal is in-phase with the carrier signal provided by the PLL. The Q signal is 90 degrees out of phase with the carrier signal. In some embodiments, thePLL 512 generates the two quadrature signals (I and Q) and thefrequency divider 514 is omitted. - The interface circuits in the above examples may be implemented differently in various applications. In some applications, the interface circuit may include a simple circuit for providing a signal to the carrier signal recovery circuit, the detection circuit and the decoding circuit. In some applications, the interface circuit may include additional circuits for performing various operations including, but not limited to, receiving signals, filtering signals, amplification of signals, power generation, and/or protection against electrostatic discharge.
-
FIG. 6 shows an example interface circuit in accordance with one or more disclosed embodiments. In this example,interface circuit 610 includes anantenna 620 for receiving RF signals. Adifference amplifier 640 is coupled to theantenna 620 and is configured to convert differential signals induced in the antenna to a single-ended signal (e.g., PSKin) that is provided to a carrier signal recovery circuit (e.g., 110, 310, or 410). In this example, theinterface circuit 610 also includes apower supply circuit 630, which generates a power supply voltage from RF signals induced in the antenna. The power supply voltage may be used, for example, to power circuits of a passive RFID device or smartcard. - Various blocks, modules, or other circuits may be implemented to carry out one or more of the operations and activities described herein and/or shown in the figures. For example, various circuits and components of some of the above-discussed embodiments may be implemented using discrete logic circuits or programmable logic circuits, configured and arranged for implementing the above described operations/activities. In certain embodiments, such a programmable circuit is one or more computer circuits, programmed to execute a set (or sets) of instructions (and/or configuration data). The instructions (and/or configuration data) can be in the form of firmware or software stored in and accessible from a memory (circuit). As an example, first and second modules include a combination of a CPU hardware-based circuit and a set of instructions in the form of firmware, where the first module includes a first CPU hardware circuit with one set of instructions and the second module includes a second CPU hardware circuit with another set of instructions.
- Based upon the above discussion and illustrations, those skilled in the art will readily recognize that various modifications and changes may be made to the various embodiments without strictly following the exemplary embodiments and applications illustrated and described herein. For example, some embodiments may include a combination of aspects illustrated separately in respective figures. Such modifications do not depart from the true spirit and scope of various aspects of the invention, including aspects set forth in the claims.
Claims (15)
- An apparatus, comprising:- an interface circuit for receiving an encoded signal;- a carrier signal recovery circuit coupled to an output of the interface circuit and configured and arranged to- determine and output a carrier signal of the encoded signal, and generate and output a second signal that is out of phase with the carrier signal;- a decoding circuit, coupled to the output of the interface circuit and to the carrier signal recovery circuit, configured and arranged to decode the encoded signal as a function of the encoded signal and the carrier signal output by the carrier signal recovery circuit; and- a detection circuit, coupled to the output of the interface circuit and to the carrier signal recovery circuit, configured and arranged to detect an indication of an end of a communication in the encoded signal as a function of the encoded signal and the second signal, wherein on a symbol constellation having a plurality of encoded symbols, said indication is located on a symbol at a phase outside of a phase range containing data symbols.
- The apparatus of claim 1, wherein the second signal is 90 degrees out of phase with the carrier signal.
- The apparatus of claim 1 or 2, wherein:- the apparatus is an RF powered apparatus, and- the interface circuit includes- a loop antenna,- a power supply coupled to the loop antenna and configured and arranged to generate a power supply voltage from electro-magnetic signals received by the loop antenna, and- a differential amplifier having a first input coupled to a first end of the loop antenna, a second input coupled to a second end of the loop antenna, and an output coupled to the output of the interface circuit.
- The apparatus of any preceding claim, wherein the detection circuit includes a flip-flop having an input terminal connected to receive the second signal from the carrier signal recovery circuit and having a clock terminal connected to receive the encoded signal from the interface circuit.
- The apparatus of any preceding claim, wherein the detection circuit includes a flip-flop having an input terminal connected to receive the encoded signal from the interface circuit and having a clock terminal connected to receive the second signal from the carrier signal recovery circuit.
- The apparatus of claim 5, wherein the detection circuit further includes a logical inverter circuit having an input coupled to an output of the flip-flop and an output coupled to an output of the detection circuit.
- The apparatus of any preceding claim, wherein the carrier signal recovery circuit includes a phase-locked-loop (PLL) circuit.
- The apparatus of claim 7, wherein the carrier signal recovery circuit further includes a frequency divider coupled to an output of the PLL circuit.
- The apparatus of any preceding claim, wherein the decoding circuit includes a time-to-digital converter.
- The apparatus of any preceding claim, wherein the encoded signal is a phase-shift-key (PSK) encoded signal.
- A method, comprising:- determining a carrier signal of an encoded signal;- phase shifting the carrier signal to produce a second signal that is out of phase with the carrier signal;- decoding the encoded signal as a function of the encoded signal and the carrier signal; and- detecting whether or not the encoded signal includes an indication of an end of a communication in the encoded signal by comparing the second signal with the encoded signal, wherein on a symbol constellation having a plurality of encoded symbols, said indication is located on a symbol at a phase outside of a phase range containing data symbols.
- The method of claim 11, wherein the second signal is 90 degrees out of phase with the carrier signal.
- The method of claim 11 or 12, wherein the comparing includes determining a value of the second signal in response to a rising edge of the encoded signal.
- The method of any one of claims 11 to 13, wherein the comparing includes determining a value of the encoded signal in response to a rising edge of the second signal.
- The method of any one of claims 11 to 14, wherein the comparing includes providing the second signal to an input terminal of a flip-flop and providing the encoded signal to a clock terminal of the flip-flop.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/136,813 US9124393B2 (en) | 2013-12-20 | 2013-12-20 | End of communication detection |
Publications (2)
Publication Number | Publication Date |
---|---|
EP2887270A1 EP2887270A1 (en) | 2015-06-24 |
EP2887270B1 true EP2887270B1 (en) | 2018-10-03 |
Family
ID=52000624
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP14193023.0A Not-in-force EP2887270B1 (en) | 2013-12-20 | 2014-11-13 | End of communication detection |
Country Status (3)
Country | Link |
---|---|
US (2) | US9124393B2 (en) |
EP (1) | EP2887270B1 (en) |
CN (1) | CN104735008B (en) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9673964B2 (en) * | 2015-02-18 | 2017-06-06 | Qualcomm Incorporated | Active load modulation in near field communication |
EP3076552B1 (en) * | 2015-03-30 | 2019-01-30 | Nxp B.V. | Digital synchronizer |
KR102510515B1 (en) | 2016-03-07 | 2023-03-16 | 삼성전자주식회사 | Communication circuit chip and electronic device configured to decode data with reference to reception characteristic analyzed based on start-of-frame pattern |
CN109558759B (en) * | 2018-11-20 | 2021-05-14 | 电子科技大学 | Analog signal conditioning circuit for non-contact smart card electromagnetic attack |
CN116389585B (en) * | 2023-06-06 | 2023-09-26 | 北京紫光青藤微系统有限公司 | Method and device for NFC data caching and electronic equipment |
Family Cites Families (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CA1330367C (en) | 1987-09-21 | 1994-06-21 | Joseph P. Moser | Shopping cart position sensing system |
US5457461A (en) * | 1993-08-11 | 1995-10-10 | Texas Instruments Deutschland Gmbh | Method and arrangement for detecting adjacent transponders |
US5550548A (en) * | 1988-07-08 | 1996-08-27 | Texas Instruments Deutschland Gmbh | Interrogator for detecting adjacent transponders |
US5410315A (en) * | 1992-12-08 | 1995-04-25 | Texas Instruments Incorporated | Group-addressable transponder arrangement |
US5376894A (en) * | 1992-12-31 | 1994-12-27 | Pacific Communication Sciences, Inc. | Phase estimation and synchronization using a PSK demodulator |
US5504454A (en) * | 1995-01-30 | 1996-04-02 | Westinghouse Elec. Corp. | Demodulator for powerline carrier communications |
US5577056A (en) * | 1995-02-24 | 1996-11-19 | Hughes Aircraft Co. | Method and apparatus for adjusting the postamble false detection probability threshold for a burst transmission |
WO2001065479A2 (en) * | 2000-03-03 | 2001-09-07 | Koninklijke Philips Electronics N.V. | Data carrier having means for synchronization with a received data stream |
EP1330781A1 (en) * | 2000-10-23 | 2003-07-30 | STMicroelectronics SA | Circuit for detecting and formatting data frames |
EP1247346A1 (en) | 2000-12-20 | 2002-10-09 | Koninklijke Philips Electronics N.V. | Processing device for the contactless communication with a data carrier which is detachably connected to the processing device |
KR100450765B1 (en) * | 2002-10-11 | 2004-10-02 | 한국전자통신연구원 | Wireless communication medium and method for operation thereof |
EP1463233A3 (en) * | 2002-10-25 | 2004-10-06 | Matsushita Electric Industrial Co., Ltd. | Signal transmission method for frame formatted data using a unique word |
WO2005101289A1 (en) * | 2004-04-14 | 2005-10-27 | Matsushita Electric Industrial Co., Ltd. | Contactless card |
EP1920381B1 (en) | 2005-08-25 | 2013-01-23 | Nxp B.V. | Method and rfid reader for evaluating a data stream signal in respect of data and/or collision |
JP4313795B2 (en) * | 2005-09-30 | 2009-08-12 | 富士通マイクロエレクトロニクス株式会社 | Non-contact tag, control method of non-contact tag |
US8512241B2 (en) * | 2006-09-06 | 2013-08-20 | Innurvation, Inc. | Methods and systems for acoustic data transmission |
IL184534A0 (en) * | 2007-07-11 | 2008-06-05 | Eci Telecom Ltd | Method for securing transmission of data along an optical communication line |
DE102007041154B4 (en) * | 2007-08-30 | 2012-11-22 | Texas Instruments Deutschland Gmbh | RFID transponder with a PLL and method for operating an RFID transponder |
DE102007049486B4 (en) * | 2007-10-16 | 2018-08-09 | Texas Instruments Deutschland Gmbh | High performance RFID transponder with fast downlink |
EP2283584B1 (en) | 2008-05-05 | 2017-04-12 | Nxp B.V. | Radio frequency communication device and method for operating the same |
US8605770B2 (en) * | 2009-02-09 | 2013-12-10 | Texas Instruments Incorporated | Ultra wideband modulation for body area networks |
DE102009021329B4 (en) * | 2009-05-14 | 2018-02-01 | Texas Instruments Deutschland Gmbh | Half-duplex RFID transponder and method for operating a half-duplex RFID transponder |
EP2490343B1 (en) | 2011-02-16 | 2016-06-22 | Nxp B.V. | Near field communication device |
JP5821216B2 (en) * | 2011-03-01 | 2015-11-24 | ソニー株式会社 | Information processing apparatus, power control method for information processing apparatus, and program |
EP2642423B1 (en) | 2012-03-22 | 2015-06-10 | Nxp B.V. | Combined multifunctional RFID communication device |
US9104654B2 (en) * | 2013-09-09 | 2015-08-11 | Sandisk Technologies Inc. | Method and device for efficient trace analysis |
-
2013
- 2013-12-20 US US14/136,813 patent/US9124393B2/en active Active
-
2014
- 2014-11-13 EP EP14193023.0A patent/EP2887270B1/en not_active Not-in-force
- 2014-12-19 CN CN201410804383.8A patent/CN104735008B/en not_active Expired - Fee Related
-
2015
- 2015-08-31 US US14/841,644 patent/US9686041B2/en not_active Expired - Fee Related
Non-Patent Citations (1)
Title |
---|
None * |
Also Published As
Publication number | Publication date |
---|---|
US9124393B2 (en) | 2015-09-01 |
CN104735008A (en) | 2015-06-24 |
US20150180608A1 (en) | 2015-06-25 |
US9686041B2 (en) | 2017-06-20 |
US20150372787A1 (en) | 2015-12-24 |
CN104735008B (en) | 2018-03-27 |
EP2887270A1 (en) | 2015-06-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9686041B2 (en) | End of communication detection | |
EP2752792B1 (en) | Receiver and method for near field communication | |
US9014323B2 (en) | Clock synchronizer for aligning remote devices | |
CN103312363B (en) | There is the near field communication means of adjustable gain | |
CN101615260B (en) | Semiconductor integrated circuit, IC card mounted with the semiconductor integrated circuit, and operation method for the same | |
EP2779018B1 (en) | Clock synchronization in an RFID equipped device | |
US8325786B2 (en) | Semiconductor device and communication device | |
US11403502B2 (en) | Method for managing the operation of an object that is able to contactlessly communicate with a reader | |
US8543056B2 (en) | Communication device, communication method, and program | |
US9665753B2 (en) | Non-contact communication method determination circuit, non-contact communication circuit, and IC card | |
CN103714375B (en) | Active label and radio frequency front end chip thereof | |
JP5428364B2 (en) | Non-contact communication device and decoding unit thereof | |
EP2279484B1 (en) | Rfid transponder | |
CN205139929U (en) | Electron social security card identification system based on RFID | |
JP2008289197A (en) | Wireless tag reader | |
TWM445724U (en) | Non-contact sensing reading device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20141113 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
AX | Request for extension of the european patent |
Extension state: BA ME |
|
R17P | Request for examination filed (corrected) |
Effective date: 20160104 |
|
RBV | Designated contracting states (corrected) |
Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: H04L 7/04 20060101ALI20180131BHEP Ipc: H04L 27/227 20060101ALI20180131BHEP Ipc: G06K 19/067 20060101AFI20180131BHEP Ipc: H04B 5/00 20060101ALI20180131BHEP |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
INTG | Intention to grant announced |
Effective date: 20180406 |
|
RIN1 | Information on inventor provided before grant (corrected) |
Inventor name: AL-KADI, GHIATH Inventor name: VAN DE BEEK, REMCO Inventor name: CIACCI, MASSIMO |
|
GRAJ | Information related to disapproval of communication of intention to grant by the applicant or resumption of examination proceedings by the epo deleted |
Free format text: ORIGINAL CODE: EPIDOSDIGR1 |
|
INTC | Intention to grant announced (deleted) | ||
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
INTG | Intention to grant announced |
Effective date: 20180822 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP Ref country code: AT Ref legal event code: REF Ref document number: 1049412 Country of ref document: AT Kind code of ref document: T Effective date: 20181015 |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D Ref country code: DE Ref legal event code: R096 Ref document number: 602014033285 Country of ref document: DE |
|
REG | Reference to a national code |
Ref country code: NL Ref legal event code: MP Effective date: 20181003 |
|
REG | Reference to a national code |
Ref country code: LT Ref legal event code: MG4D |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20181127 Year of fee payment: 5 |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: MK05 Ref document number: 1049412 Country of ref document: AT Kind code of ref document: T Effective date: 20181003 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181003 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: ES Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181003 Ref country code: AT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181003 Ref country code: CZ Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181003 Ref country code: IS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190203 Ref country code: NO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190103 Ref country code: BG Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190103 Ref country code: FI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181003 Ref country code: PL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181003 Ref country code: LT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181003 Ref country code: HR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181003 Ref country code: LV Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181003 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181003 Ref country code: RS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181003 Ref country code: AL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181003 Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190203 Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190104 |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R097 Ref document number: 602014033285 Country of ref document: DE |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181003 Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181003 Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20181113 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
REG | Reference to a national code |
Ref country code: BE Ref legal event code: MM Effective date: 20181130 |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: MM4A |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20181130 Ref country code: SK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181003 Ref country code: SM Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181003 Ref country code: LI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20181130 Ref country code: EE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181003 Ref country code: RO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181003 Ref country code: MC Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181003 |
|
26N | No opposition filed |
Effective date: 20190704 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20190103 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20181113 Ref country code: SI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181003 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: BE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20181130 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20190103 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20181113 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20191021 Year of fee payment: 6 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: TR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181003 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MK Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20181003 Ref country code: CY Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181003 Ref country code: HU Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO Effective date: 20141113 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20191130 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R119 Ref document number: 602014033285 Country of ref document: DE |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20210601 |