EP2768146A2 - Appareil et procédé d'envoi et de réception de données dans un système de communication/diffusion - Google Patents

Appareil et procédé d'envoi et de réception de données dans un système de communication/diffusion Download PDF

Info

Publication number
EP2768146A2
EP2768146A2 EP12839417.8A EP12839417A EP2768146A2 EP 2768146 A2 EP2768146 A2 EP 2768146A2 EP 12839417 A EP12839417 A EP 12839417A EP 2768146 A2 EP2768146 A2 EP 2768146A2
Authority
EP
European Patent Office
Prior art keywords
parity
ldpc
bits
groups
bit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP12839417.8A
Other languages
German (de)
English (en)
Other versions
EP2768146B1 (fr
EP2768146A4 (fr
Inventor
Hong-Sil Jeong
Sung-Ryul Yun
Alain Mourad
Ismael Gutierrez
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of EP2768146A2 publication Critical patent/EP2768146A2/fr
Publication of EP2768146A4 publication Critical patent/EP2768146A4/fr
Application granted granted Critical
Publication of EP2768146B1 publication Critical patent/EP2768146B1/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148—Structural properties of the code parity-check or generator matrix
    • H03M13/116—Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
    • H03M13/1165—QC-LDPC codes as defined for the digital video broadcasting [DVB] specifications, e.g. DVB-Satellite [DVB-S2]
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/13—Linear codes
    • H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
    • H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
    • H03M13/152—Bose-Chaudhuri-Hocquenghem [BCH] codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
    • H03M13/2906—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using block codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/61—Aspects and characteristics of methods and arrangements for error correction or error detection, not provided for otherwise
    • H03M13/618—Shortening and extension of codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/63—Joint error correction and other techniques
    • H03M13/635—Error control coding in combination with rate matching
    • H03M13/6362—Error control coding in combination with rate matching by puncturing
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65—Purpose and implementation aspects
    • H03M13/6522—Intended application, e.g. transmission or communication standard
    • H03M13/6552—DVB-T2
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0061—Error detection codes
    • H04L1/0063—Single parity check
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0067—Rate matching
    • H04L1/0068—Rate matching by puncturing
    • H04L1/0069—Puncturing patterns

Definitions

  • the present invention relates to a communication/broadcasting system.
  • a link performance may be considerably deteriorated by various noises of a channel and a fading phenomenon and an Inter-Symbol Interference (ISI). Therefore, to realize high speed digital communication/broadcasting systems requiring a high amount of data processing and high reliability such as next generation mobile communication, digital broadcasting, and a mobile Internet, development of a technology for overcoming a noise and fading and ISI is required. Recently, as a part of a study for overcoming a noise, etc., a study on an error-correcting code is in active progress as a method for raising reliability of communication and broadcasting by efficiently recovering distortion of information.
  • ISI Inter-Symbol Interference
  • the LDPC code is defined as a parity-check matrix generally, and may be expressed using a bipartite graph commonly called as a Tanner graph.
  • An LDPC encoder receives an LDPC information word consisting of K ldpc bits to generate an LDPC codeword consisting of N ldpc bits.
  • K ldpc bits a bipartite graph commonly called as a Tanner graph.
  • N ldpc bits a bipartite graph commonly called as a Tanner graph.
  • an LDPC codeword c [ c 0 , c 1 , c 2 , c 3 ,..., c N ldpc -1 ] is generated. That is, the LDPC codeword is a bit string consisting of a plurality of bits, and an LDPC codeword bit means respective bits. Also, the LDPC information word is a bit string consisting of a plurality of bits, and an information bit means each bit forming an information word.
  • the LDPC encoding includes a process for determining a codeword meeting a condition of Equation (1).
  • H ⁇ c T 0
  • c c 0 c 1 c 2 ⁇ c N ldpc - 1
  • H is a parity test matrix
  • c is a codeword
  • c i is an i-th bit of a codeword
  • N ldpc is a codeword length.
  • the parity test matrix H consists of N ldpc columns, and an i-th column means it is related to an i-th codeword bit c i .
  • an LDPC code encoding is performed under a situation where an information word length and a codeword length have been determined as K ldpc and N ldpc in advance. Therefore, in the case where an information word of a length shorter than K ldpc is input or in case of generating a codeword of a length shorter than N ldpc , an appropriate method is required. For example, in the case where an information word having a length of K l is input to an encoder, a transmission end shortens K ldpc - K l bits. K l is shorter than the length K ldpc of an information word required by an encoder.
  • N txparity is the length of an actually transmitted parity, and is determined based on K l and an encoding rate required for transmission.
  • An aspect of the present invention is to address at least the above-mentioned problems and/or disadvantages and to provide at least the advantages described below. Accordingly, an aspect of the present invention is to provide an apparatus and a method for selecting shortened and punctured bits while maintaining an optimized performance in a communication/broadcasting system.
  • a method for operating a transmission end in a communication/broadcasting system includes determining the number of bits to be 0-paded, determining the number of bit groups N pad where all bits are to be padded to 0, padding all bits inside 0-th to ( N pad -1)-th bit groups indicated by a shortening pattern to 0, mapping information bits to unpadded bit positions in Bose Chaudhuri Hocquenghem (BCH) information bits, BCH-encoding the BCH information bits in order to generate LDPC information bits, and LDPC-encoding the LDPC information bits in order to generate a 0-padded codeword.
  • the shortening pattern is defined in a sequence of bit groups defined as 9, 8, 15, 10, 0, 12, 5, 27, 6, 7, 19, 22, 1, 16, 26, 20, 21, 18, 11, 3, 17, 24, 2, 23, 25, 14, 28, 4, 13, 29.
  • a method for operating a transmission end in a communication/broadcasting system includes LDPC-encoding Low Density Parity Check (LDPC) information bits in order to generate a codeword, determining the number N punc of bits to be punctured in parity bits of the codeword, determining the number N punc_groups of parity bit groups where all bits are to be punctured, when the number N punc_groups of parity bit groups where all bits are to be punctured is equal to or greater than the number Q ldpc2 of parity bit groups included in a second parity part, puncturing all parity bits included in a second parity bit group, and puncturing all bits within a 0-th parity bit group to an ( N punc_groups - Q ldpc2 -1 )-th parity bit group of a first parity part indicated by a first puncturing pattern.
  • the first puncturing pattern is defined in a sequence of parity
  • a method for operating a reception end in a communication/broadcasting system includes receiving a shortened codeword, determining the number of 0-padded bits, determining the number of bit groups N pad where all bits have been padded to 0, setting input values, to a Low Density Parity Check (LDPC) decoder, corresponding to all information bits within 0-th to ( N pad -1)-th bit groups indicated by a shortening pattern into values representing shortened LDPC information bits, setting input values, to a LDPC decoder, corresponding to unpadded information bits based on a received shortened codeword, LDPC-decoding the input values of the LDPC decoder in order to generate LDPC information bits, and BCH-decoding the LDPC information bits in order to generate Bose Chaudhuri Hocquenghem (BCH) information bits.
  • the shortening pattern is defined in a sequence of bit groups defined as 9, 8, 15, 10, 0, 12, 5, 27,
  • a method for operating a reception end in a communication/broadcasting system includes: receiving a punctured codeword determining the number of punctured bits among Low Density Parity Check (LDPC) parity bits of a punctured codeword, determining the number N punc_groups of parity bit groups where all bits have been punctured, when the number N punc_groups of parity bit groups where all bits are to be punctured is equal to or greater than the number Q ldpc 2 of parity bit groups included in a second parity part, setting input values, to an LDPC decoder, corresponding to all parity bits included in a second parity bit group into values representing a punctured parity bit, setting input values, to the LDPC decoder, corresponding to all parity bits within a 0-th parity bit group to an ( N punc_groups - Q ldpc 2 -1 )-th parity bit group of
  • LDPC Low Density Parity Check
  • an apparatus of a transmission end in a communication/broadcasting system may include a padding unit for determining the number of bits to be 0-paded, determining the number of bit groups N pad where all bits are to be padded to 0, padding all bits within 0-th to ( N pad -1)-th bit groups indicated by a shortening pattern to 0, mapping information bits to unpadded bit positions in Bose Chaudhuri Hocquenghem (BCH) information bits, and an encoder for BCH-encoding the BCH information bits in order to generate LDPC information bits, and LDPC-encoding the LDPC information bits in order to generate a 0-padded codeword.
  • the shortening pattern is defined in a sequence of bit groups defined as 9, 8, 15, 10, 0, 12, 5, 27, 6, 7, 19, 22, 1, 16, 26, 20, 21, 18, 11, 3, 17, 24, 2, 23, 25, 14, 28, 4, 13, 29.
  • an apparatus of a transmission end in a communication/broadcasting system may include an encoder for LDPC-encoding Low Density Parity Check (LDPC) information bits in order to generate a codeword, and a puncture unit for determining the number N punc of bits to be punctured in parity bits of the codeword, determining the number N punc_groups of parity bit groups where all bits are to be punctured, when the number N punc_groups of parity bit groups where all bits are to be punctured is equal to or greater than the number Q ldpc2 of parity bit groups included in a second parity part, puncturing all parity bits included in a second parity bit group, and puncturing all bits within a 0-th parity bit group to an ( N punc_groups - Q ldpc2 -1)-th parity bit group of a first parity part indicated by a first puncturing pattern.
  • LDPC Low Density Parity Check
  • an apparatus of a reception end in a communication/broadcasting system may include a receiver for receiving a shortened codeword, a shortened bit recovery unit for determining the number of 0-padded bits, determining the number of bit groups N pad where all bits have been padded to 0, setting input values, to a Low Density Parity Check (LDPC) decoder, corresponding to all information bits within 0-th to ( N pad -1 )-th bit groups indicated by a shortening pattern into values representing shortened LDPC information bits, setting input values, to a LDPC decoder, corresponding to unpadded information bits based on a received shortened codeword, and a decoder for LDPC-decoding the input values of the LDPC decoder in order to generate LDPC information bits, and BCH-decoding the LDPC information bits in order to generate Bose Chaudhuri Hocquenghem (BCH) information bits.
  • LDPC Low Density Parity Check
  • an apparatus of a reception end in a communication/broadcasting system may include a receiver for receiving a punctured codeword, and a puncture bit recovery unit for determining the number of punctured bits among Low Density Parity Check (LDPC) parity bits of a punctured codeword, determining the number N punc_groups of parity bit groups where all bits have been punctured, when the number N punc_groups of parity bit groups where all bits are to be punctured is equal to or greater than the number Q ldpc2 of parity bit groups included in a second parity part, setting input values, to an LDPC decoder, corresponding to all parity bits included in a second parity bit group into values representing a punctured parity bit, setting input values, to the LDPC decoder, corresponding to all parity bits within a 0-th parity bit group into an ( N punc_groups - Q ldp
  • LDPC Low Density Parity Check
  • a communication/broadcasting system may encode and decode information bits of various lengths and simultaneously maintain optimized performance by grouping columns with consideration of a characteristic of a parity test matrix, and performing shortening and puncturing on a bit group basis corresponding to each column group.
  • the present invention describes a technology for shortening or puncturing some bits of a codeword corresponding to an LDPC code without performance deterioration in a communication/broadcasting system.
  • the present invention uses terminologies and titles defined by a Digital Video Broadcasting the 2nd Generation Terrestrial (DVB-T2) which is one of European digital broadcasting standards and a Digital Video Broadcasting Next Generation Handheld (DVB-NGH) system which is under standardization.
  • DVD-T2 Digital Video Broadcasting the 2nd Generation Terrestrial
  • DVD-NGH Digital Video Broadcasting Next Generation Handheld
  • the present invention is not limited to the terminologies and titles, and is applicable to other systems performing encoding and decoding.
  • the present invention considers a parity test matrix of a structure illustrated in FIG. 1 .
  • the parity test matrix illustrated in FIG. 1 has a systematic structure where a codeword includes an information word as it is.
  • the present invention is described based on the parity test matrix of FIG. 1 , the scope to which the present invention is applicable is not limited to the parity test matrix of FIG. 1 .
  • N ldpc is the length of an LDPC codeword and is also the length of columns of the parity test matrix of FIG. 1 .
  • K ldpc is the length of an information word and is also the length of columns of an information word partial matrix 110 of FIG. 1 .
  • the length of the LDPC codeword or the information word is the number of bits included in the LDPC codeword or the information word. Therefore, the "information word" may be denoted by "information bits”.
  • M is an interval with which a pattern of a column is iterated in the partial matrix 110 corresponding to an information word
  • Q ldpc is a size by which each column is shifted in the partial matrix 110 corresponding to the information word.
  • the M and Q ldpc values may change based on a codeword length and an encoding rate.
  • the parity test matrix is divided into the partial matrix 110 corresponding to the information word and a partial matrix 120 corresponding to a parity.
  • the partial matrix 110 corresponding to the information word includes K ldpc columns
  • the number of rows of the parity test matrix is the same as the number N ldpc - K ldpc of columns of the partial matrix 120 corresponding to the parity.
  • the positions of elements having weight-1 that is, a value 1 have a dual diagonal structure. Therefore, all degrees of the rest of columns excluding the ( N ldpc -1 )-th column are 2, and the degree of the last ( N ldpc -1 )-th column is 1.
  • the parity test matrix that is, the structure of the information word partial matrix 110 including a 0-th column to a ( K ldpc -1)-th column conforms to the following rule.
  • K ldpc columns corresponding to an information word in the parity test matrix are divided into K ldpc M column M groups. Columns belonging to the same column group have a relation shifted from each other by Q ldpc .
  • R i , j k is an index of a row where a k-th (weight-1) exists in a j-th column within a i-th column group
  • R i , j - 1 k is an index of a row where a k-th (weight-1) exists in a (j-1)-th column within a i-th column group
  • Q ldpc is a size by which each column is shifted in a partial matrix corresponding to the information word
  • N ldpc is the length of an LDPC
  • Equation (2) it is revealed that when only R i , 0 k value is known, an index of a row where a k-th (weight-1) exists within an i-th column group is known. Therefore, when an index value of a row where a k-th (weight-1) exists in a 0-th column within each column group is stored, the positions of a column and a row where (weight-1) of a parity test matrix having the structure of FIG. 1 exists may be known.
  • an LDPC code storing information regarding the parity test matrix may be briefly expressed as below.
  • Equation (3) the position information of a row where (weight-1) is positioned in each of 0-th columns of three column groups.
  • a sequence as in Equation (3) may be denoted by 'wight-1 position sequence'.
  • R i , 0 k is an index of a row where a k-th (weight-1) exists in a 0-th column within an i-th column group.
  • Table 1 represents a position of weight-1, in other words, an element having a value 1.
  • An i-th weight-1 position sequence is expressed as indexes of a row where weight-1 exists in a 0-th column belonging to an i-th column group.
  • Table 1 an information word partial matrix of a 15x15 size of a parity test matrix of a 30x15 size may be generated. Also, since the parity partial matrix of a 15x15 size is determined to have a dual diagonal structure in advance, the parity test matrix of a 30x15 size may be generated using Table 1.
  • K ldpc and M may be determined as in Table 2 below.
  • Table 3 An example of a parity test matrix having parameters of Table 2 is given in Table 3.
  • Table 3 i Index of row in which '1' is posotioned in 0 th column of i th column group 0 142 150 213 247 507 538 578 828 969 1042 1107 1315 1509 1584 1612 1781 1934 2106 2117 1 3 17 20 31 97 466 571 580 842 983 1152 1226 1261 1392 1413 1465 1480 2047 2125 2 49 169 258 548 582 839 873 881 931 995 1145 1209 1639 1654 1776 1826 1865 1906 1956 3 148 393 396 486 568 806 909 965 1203 1256 1306 1371 1402 1534 1664 1736 1844 1947 2055 4 185 191 263 290 384 769 981 1071 1202 1357 1554 1723 17
  • the present invention describes an encoding process of an LDPC code using a parity test matrix having the structure of FIG. 1 .
  • the present invention describes the parity test matrix of Table 3 as an example.
  • the encoding process of the LDPC code determines a codeword C meeting a relation equation where product of a parity test matrix and a codeword becomes 0.
  • Various encoding methods exist with respect to a given parity test matrix, and an encoding process described below is a mere example.
  • a sequence of an i-th row of Table 3 sequentially represents information regarding an i-th column group. That is, as a specific example, the present invention explains an LDPC encoding process using a parity test matrix having the structure of FIG. 1 on the assumption that N ldpc is 4320, K ldpc is 2160, Mis 72, and Q ldpc is 30.
  • the present invention represents an information bit whose length is K ldpc as [ i 0 , i 1 , i 2 ,..., i K ldpc -1 ], and represents a parity whose length is N ldpc - K ldpc as [ p 0 , p 1 , p 2 , ..., P N lpdc - K lpdc -1 ].
  • step 2 the encoder accumulates a 0-th information bit i 0 in a parity bit address represented on a 0-th row of Table 3.
  • the encoder performs an operation of Equation (4).
  • p 142 p 142 ⁇ i 0
  • p 1107 p 1107 ⁇ i 0
  • p 150 p 150 ⁇ i 0
  • p 1315 p 1315 ⁇ i 0
  • p 213 p 213 ⁇ i 0
  • p 1584 p 1584 ⁇ i 0
  • 507 p 507 ⁇ i 0
  • p 1612 p 1612 ⁇ i 0
  • p 538 p 538 ⁇ i 0
  • 1781 p 1781 ⁇ i 0
  • p 578 p 578 ⁇ i 0 p
  • Equation (4) i 0 is a 0-th information bit, p i is an i-th parity bit, and ⁇ means a binary operation. According to the binary operation, 1 ⁇ 1 is 0, 1 ⁇ 0 is 1, 0 ⁇ 1 is 1, and 0 ⁇ 0 is 0.
  • the bit address may be determined as in Equation (5) below.
  • x is an address value of a parity bit accumulator related to a 0-th information bit i 0
  • M is an interval by which a pattern of a column is iterated in a partial matrix corresponding to an information word
  • Q ldpc is a size by which each column is shifted in a partial matrix corresponding to the information word
  • N ldpc is the length of an LDPC codeword
  • K ldpc is the length of LDPC information bits.
  • M is 72 and Q ldpc is 30.
  • Equation (5) an address value of the accumulator is the same as an index of a row where weight-1 of an m-th column of the parity test matrix exists.
  • Q ldpc and M are different constant values based on an encoding rate. In the case where an encoding rate of 1/2 and the parity test matrix of FIG. 1 are used and position information of 1 of a first column of each column group is given by Table 3, M is 72, N ldpc is 4320, and Q ldpc is 30. In this case, an operation of Equation (6) is performed.
  • Equation (6) i 1 is a first information bit, p i is an i-th parity bit, and ⁇ means a binary operation. According to the binary operation, 1 ⁇ 1 is 0, 1 ⁇ 0 is 1, 0 ⁇ 1 is 1, and 0 ⁇ 0 is 0.
  • step 4 the encoder accumulates a 72-nd information bit i 72 on a given parity bit address in a first row of Table 3 with respect to the 72-nd information bit i 72 .
  • x is an address value of a parity bit accumulator related to a 72-nd information bit i 72
  • M is an interval by which a pattern of a column is iterated in a partial matrix corresponding to an information word
  • Q ldpc is a size by which each column is shifted in a partial matrix corresponding to the information word
  • N ldpc is the length of an LDPC codeword
  • K ldpc is the length of LDPC information bits.
  • M is 72 and Q ldpc is 30.
  • step 5 a new row of Table 3 is used for determining an address of a parity bit with respect to each group of 72 new information bits. After the above-described process is performed on all information bits, last parity bits are determined as follows.
  • step 6 an operation of Equation (8) is performed.
  • i is initialized to 1.
  • p i an i-th parity bit
  • N ldpc is the length of an LDPC codeword
  • K ldpc is the length of LDPC information bits
  • ⁇ is a binary operation. According to the binary operation, 1 ⁇ 1 is 0, 1 ⁇ 0 is 1, 0 ⁇ 1 is 1, and 0 ⁇ 0 is 0.
  • a column of a parity test matrix related to i 0 is a first column of a first column group in the parity test matrix of the same structure as the structure of FIG. 1 . Therefore, in step 2, a parity bit address value related to i 0 is the same as an index of a 0-th row of Table 3, and also is the same as a position value of a row where 1 is positioned in a 0-th column of a 0-th column group. Also, the position of a row where 1 of other columns belonging to a 0-th column group is positioned may be expressed by Equation (2), and this may be expressed by Equation (5), so that a parity bit address value may be expressed. That is, Table 3 representing the position of weight-1 of a parity test matrix may be used as the parity bit address value during an encoding process.
  • FIG. 2 is a block diagram illustrating a transmission end in a communication/broadcasting system according to an embodiment of the present invention.
  • the transmission end includes a controller 202, a zero(0) padding unit 204, a Bose Chaudhuri, Hocquenghem (BCH) encoder 206, an LDPC encoder 208, and a puncture unit 210.
  • the encoder may include the BCH encoder 206 and the LDPC encoder 208.
  • the encoder may include the zero padding unit 204, the BCH encoder 206, the LDPC encoder 208, and the puncture unit 210.
  • the zero padding unit 204 receives information regarding 0-padding from the controller 202.
  • the information regarding the 0-padding includes at least one of the number of bits to be padded to 0 and the position of bits to be padded to 0.
  • BCH information bits M [ m 0 , m 1 ,..., m K bch -1 ] having a length of K bch by padding bits to 0 using information regarding the 0-padding.
  • the BCH codeword I ldpc [ i 0 , i 1 ,..., i K lpdc -1 ] is LDPC information bits for LDPC encoding and is input to the LDPC encoder 208.
  • the puncturing means partial bits are not transmitted. Based on cases, for example, in case of using additional parity described below, the puncturing may mean partial bits are not transmitted to the same frame as the information bits.
  • the puncture unit 210 may remove bits padded by the zero padding unit 204 together with the puncturing. In this case, the puncture unit 210 may be denoted by a 'zero remove and puncture unit'. In the case where a function for removing the padded bits is excluded, the zero padding unit 204 may be also omitted.
  • the controller 202 may remove a column corresponding to the padded bit from a parity test matrix used by the LDPC encoder 208. Also, the parity test matrix from which the corresponding column has been removed may be stored in the memory. Since at least one column corresponding to the padded bit is removed, the same effect may be obtained even when the process for padding 0 bits and removing the padded bits is omitted.
  • the controller 202 provides information for determining at least one of the position and the number of bits to be padded to 0 to the zero padding unit 204, provides information regarding at least one of the number and the position of BCH parity bits to the BCH encoder 206, provides an encoding rate, a codeword length, a parity test matrix, etc. to the LDPC encoder 208, and provides information for determining at least one of the number and the position of punctured bits to the puncture unit 210.
  • the controller 202 provides information for determining at least one of the position and the number of bits to be padded to 0 to the puncture unit 210 like indication to a zero insert unit 204.
  • the controller 202 may control the zero padding unit 204, the BCH encoder 206, and the puncture unit 210 not to operate.
  • the shortening includes padding bits to 0 before encoding and removing the bits padded to 0.
  • an output of the zero padding unit 204 is input to the BCH encoding unit 206.
  • the BCH encoder 206 may be omitted. That is, a system may not use a BCH code.
  • an output of the zero padding unit 204 may be directly input to the LDPC encoder 208.
  • the positions of the BCH encoder 206 and the zero padding unit 204 may be mutually changed.
  • first information bits before padding may be input to the BCH encoder 206, an output of the BCH encoder 206 may be provided to the zero padding unit 204, and an output of the zero padding unit 204 may be provided to the LDPC encoder 208.
  • a transmission end may store position information of bits to be shortened or punctured in advance based on an index sequence defined in advance, or determine the position information via an operation according to a rule defined in advance, and then select the position of object bits of shortening or puncturing in information bits or an LDPC codeword based on the number of bits to be shortened or punctured.
  • the present invention denotes a sequence of shortened bits by a 'shortened pattern', and denotes a sequence of punctured bits by a 'punctured pattern'.
  • the shortened pattern and the punctured pattern mean a sequence of punctured parity bit groups or a sequence of shortened bit groups.
  • the present invention determines a shortened pattern and a punctured pattern in order to apply the shortening and the puncturing to an input bit string of a variable length, and selects shortened/punctured bits based on the number of shortened/punctured bits and a shortened/punctured pattern.
  • the shortening pattern is defined as ⁇ 7,1,4,6,2,8,3,5,0,9 ⁇
  • the puncturing pattern is defined as ⁇ 1,4,8,6,3,0,2,5,7,9 ⁇ . Assuming the number of punctured bits is 4, the shortening and the puncturing are performed as below.
  • BCH information bits M [ m 0 , m 1 , m 2 , m 3 , m 4 , m 5 , m 6 , m 7 ] is output. Since the number of shortening bits is 3, the preceding three values within the shortening pattern are used. Since the preceding three values within the shortened pattern are 7, 1, 4, shortening is performed at positions m 7 , m 1 , m 4 .
  • BCH codeword I ldpc [ i 0 , i 1 , i 2 , i 3 , i 4 , i 5 , i 6 , i 7 , i 8 , i 9 ] which is LDPC information bits is output.
  • the BCH code is a systematic code, and BCH information bits exist in a codeword as they are. Therefore, LDPC information bits, that is, an output bit string of the BCH code is given by Equation (9) below.
  • C ldpc of the LDPC encoder 208 is given by Equation (10) below.
  • C ldpc is an LDPC codeword
  • c j is a j-th bit of an LDPC codeword
  • i j is a j-th bit of a BCH codeword which is LDPC information bits
  • s j is a j-
  • the output bit string C ldpc which is an LDPC codeword is input to the puncture unit 210, bits padded to 0 by the zero padding unit 204 are removed, and four parity bits are punctured based on a puncture pattern. Since preceding four values within the puncture pattern are 1, 4, 8, 6, p 1 , p 4 , p 8 , p 6 are punctured. In this case, shortened and punctured output bit strings are given by Equation (11) below.
  • s j is a j-th bit of information bits
  • p bch,j is a j-th parity bit of a BCH codeword which is LDPC information bits
  • p j is a j-th parity bit of an LDPC codeword.
  • a transmission end determines a shortening pattern and a puncture pattern, and determines the positions of shortened and punctured bits using values corresponding to the number of shortened and punctured bits in the shortening pattern and the punctured pattern.
  • a sequence of shortened and punctured bits may be determined on a group basis of information bits and parity bits. That is, the present invention divides information bits and parity bits by a plurality of bit groups including a predetermined number of bits, determines a sequence of shortened and punctured groups with respect to the bit groups, and then shortens and punctures bits by a required number of bits based on a shortening pattern and a puncture pattern determined on the bit group basis.
  • a sequence of input bits of the BCH encoder 206 is the same as a sequence of input bits of the LDPC encoder 208.
  • a sequence of shortening may be determined based on a characteristic of an LDPC codeword. Particularly, in the case where an LDPC code is based on a parity test matrix having the structure of FIG. 1 in determining the sequence of shortening, the shortening sequence may be determined on a basis of an information bit group corresponding to a column group of the parity test matrix.
  • the present invention describes a relation between a parity test matrix and shortening/puncturing, and describes in detail a process for determining a shortening pattern and a puncture pattern for a system performing LDPC encoding using the parity test matrix of the structure of FIG. 1 .
  • FIGS. 3A to 3C illustrate a relation equation between a parity test matrix and a codeword in a communication/broadcasting system according to an embodiment of the present invention.
  • FIG. 3A illustrates a relation between a parity test matrix and a codeword.
  • determining bits to shorten is an equivalent problem of determining a column to delete among columns of the parity test matrix. Also, though the present invention has described the shortening process based on padding a bit to 0, and then encoding the same, and removing the padded bits among encoded bits, this is the same as performing encoding based on the parity test matrix from which columns corresponding to a bit padded to 0 have been removed.
  • the present invention defines a sequence of a position where a bit is padded to 0 as a shortening pattern, pads a bit to 0 and then encodes the same, and removes padded bits from a codeword based on the shortening pattern.
  • the shortening pattern may be used for determining a sequence of a position where information bits input to a codeword are input, not a sequence of a position where a bit is padded to 0.
  • the shortening pattern represents a sequence of positions where a bit is padded to 0. Therefore, a sequence of positions to which information bits in a codeword are mapped may be obtained using the shortening pattern.
  • the shortening process may be performed by determining positions where information bits input to the codeword are mapped in the reverse order of the shortening pattern, mapping '0' to bits to which information bits are not mapped and encoding the same, and then removing bits to which 0 has been mapped from the codeword.
  • the present invention defines a sequence of selecting punctured bits as a puncture pattern, and punctures bits according to the puncture pattern.
  • the puncture pattern may be used for determining a sequence of bits not to be punctured, not a sequence of positions of bits to be punctured. Since the puncture pattern represents a sequence of punctured bits, when the puncture pattern is read in the reverse order, a sequence of not-punctured bits is obtained. Therefore, the puncturing process may be performed by determining bits not punctured in the reverse order of the puncture pattern, and puncturing the rest of the bits. Particularly, in case of performing puncturing on a fixed length, not a variable length, not-punctured bits may be determined based on the puncture pattern.
  • product of a parity test matrix H and a codeword c may be expressed for each row. That is, four rows may be expressed using four equations 531 to 534.
  • shortened bits when only the position of a shortened bit is known, a transmission end and a reception end may know '0' has been input.
  • punctured bits even when a punctured position is known, a reception end cannot know a relevant bit is '0' or '1', so that the reception end processes the relevant bit as an unknown value. Therefore, equation of a row including '1' on a position of a column related to a punctured bit may be influenced. Therefore, in case of determining punctured bits, a characteristic of rows including '1' on a position of a column related to a punctured bit in a parity test matrix should be considered.
  • a fact that the position of a column of the parity test matrix is changed is simply the same as a fact that the position of codeword bits is changed. Therefore, in the case where the position of a column of the parity test matrix is changed, when the position of shortened information bits and the position of punctured parity bits are changed in the same pattern, the same performance may be guaranteed. In this case, a codeword set does not change. For example, as in FIG. 3B , suppose that when columns of a parity test matrix are h 0 , h 1 , h 2 , h 3 , h 4 , h 5 , h 6 , h 7 , a position of a shortened bit is c 0 , c 3 .
  • a 0-th column of a parity test matrix is changed to a seventh column, and a third column is changed to a sixth column, so that when c 7 ⁇ , c 6 ⁇ are shortened, the same performance may be guaranteed.
  • punctured bits may be selected among all bits within codewords c 0 to c N ldpc -1 or among parity bits of the codeword.
  • description is made on the assumption of a case of selecting puncture bits among only parity bits.
  • the present invention describes a process for determining shortening and puncturing sequences on a bit group basis with a premise of a parity test matrix having the structure of FIG. 1 , and describes shortening and puncturing sequences in detail.
  • each bit group may be expressed by Equation (12) below.
  • X j m k
  • j ⁇ k M ⁇ , 0 ⁇ k ⁇ K bch ⁇ for 0 ⁇ j ⁇ N group
  • X j is a j-th bit group
  • m k is a k-th BCH information bit of BCH information bits
  • M is the number of columns included in one column group of a parity test matrix of the form illustrated in FIG.
  • K bch is the length of BCH information bits
  • N group is the number of bit groups and is ⁇ K bch M ⁇ .
  • ⁇ x ⁇ is a minimum integer exceeding x, for example, ⁇ 2.3 ⁇ is 3.
  • each bit group includes M bits, and a last bit group includes a ⁇ M - ( K ldpc - K bch ) bits.
  • a is ⁇ K ldpc - K bch M ⁇ and is a value meaning the number of groups where parity bits of a BCH code are included.
  • FIG. 4A illustrates a case where a is 1
  • FIG. 4B illustrates a case where a is 2.
  • K bch and K ldpc are the same.
  • the present invention defines a shortening pattern on a bit group basis. At this point, as described above, since BCH information bits are the same as the rest of bits excluding a parity bit of a BCH code among the LDPC information bits, the present invention determines a sequence of shortening with consideration of LDPC information bits. At this point, the present invention determines a sequence of shortening based on a given parity test matrix. A process for determining the sequence of shortening based on the given parity test matrix is described below.
  • an information word partial matrix 110 may be divided into column groups consisting of M successive columns. Therefore, LDPC information bits corresponding to each column within a column group consisting of M bits may be formed of an information bit group as in Equation (12).
  • a 0-th bit group of FIG. 4A corresponds to a 0-th column group of FIG. 1 .
  • a 0-th bit group includes at least one bit, and each bit within a 0-th bit group of FIG. 4A corresponds to each column within the 0-th column group of FIG. 1 .
  • an i-th bit group of FIG. 4A includes bits corresponding to columns within an i-th column group of FIG. 1 .
  • the shortening pattern may be determined by determining a sequence of a column group to delete on a column groups basis in a parity test matrix. In other words, switching a deleting sequence of a column group to a sequence of an information bit group corresponding to each column group may be a shortening pattern.
  • the shortening pattern means a sequence of shortened bits or a sequence of shortened bit groups.
  • a sequence of shortened bits within each shortened bit group may be defined variously. Since bits belonging to the same group have the same degree and the same cycle performance, the same performance as a method of determining a shortening sequence on a bit basis may be obtained.
  • FIGS. 5A and 5B illustrate grouping of parity bits in a communication/broadcasting system according to an embodiment of the present invention.
  • FIGS. 5A and 5B premise a case of using a parity test matrix of the structure illustrated in FIG. 1 .
  • each parity bit group may be defined by Equation (13) below.
  • P j p k
  • k ⁇ mod Q ldpc j , 0 ⁇ k ⁇ N ldpc - K ldpc ⁇ for 0 ⁇ j ⁇ Q ldpc
  • P j is a j-th parity bit group
  • p k is a k-th parity bit
  • Q ldpc is the number of parity bit groups
  • N ldpc is the length of an LDPC codeword
  • K ldpc is the length of LDPC information bits. That is, the size of a parity bit group meaning the number of bits of each parity bit group is M , and the number of parity bit groups is Q ldpc .
  • Equation (14) causes an interleaving effect of parity bits.
  • d M ⁇ t + s P Q ldpc ⁇ s + t for 0 ⁇ s ⁇ M , 0 ⁇ t ⁇ Q ldpc
  • d j is a j-th parity bit after conversion
  • p j is a j-th parity bit before conversion
  • Q ldpc is the number of parity bit groups.
  • P j d k
  • j ⁇ k M ⁇ , 0 ⁇ k ⁇ N ldpc - K ldpc ⁇ for 0 ⁇ j ⁇ Q ldpc
  • p j is a j-th parity bit group before conversion
  • d k is a k-th parity bit after conversion
  • M is the number of columns included in one column group of a parity test matrix of the form illustrated in FIG. 1
  • N ldpc is the length of an LDPC codeword
  • K ldpc is the length of LDPC information bits
  • Q ldpc is the number of parity bit groups. That is, the size of each parity bit group is M , and the number of parity bit groups is Q ldpc .
  • Parity bits forming the j-th parity bit group p j represented in Equation (14) and Equation (15) are the same. In other words, parity bits forming each parity bit group do not change. However, when the position of parity bits are converted according to Equation (14), successive bits based on bits d j after conversion are configured as one group, so that convenience in an aspect of processing increases. Puncturing parity bits on a parity bit group basis may be performed even without Equation (14), Equation (15), and the conversion procedure of FIGS. 5A and 5B .
  • the present invention determines a puncture pattern on a parity bit group basis.
  • FIGS. 6A and 6B illustrate an example of a parity test matrix available at a communication/broadcasting system according to another embodiment of the present invention.
  • the parity test matrix of FIGS. 6A and 6B is an extended form of the parity test matrix of FIG. 1 , and may be used when the present invention intends to support a codeword having a lower encoding rate while including a codeword encoded based on the parity test matrix of FIG. 1 .
  • a transmission end may perform encoding using a first parity test matrix when a high encoding rate is required, and may use an extended second parity test matrix when a low encoding rate is required.
  • the transmission end may perform encoding using the first parity test matrix when information bits of a short length are input, and may perform encoding using the extended second parity test matrix when information bits of a long length are input.
  • the parity test matrix includes a first partial matrix 610, a second partial matrix 620, a third partial matrix 630, a fourth partial matrix 640, a fifth partial matrix 650, and a sixth partial matrix 660.
  • the first partial matrix 610 among the six partial matrixes is the same as the information word partial matrix 110 of FIG. 1
  • the second partial matrix 620 is the same as the parity partial matrix 120 of FIG. 1 .
  • a matrix consisting of the second partial matrix 620, the third partial matrix 630, the fifth partial matrix 650, and the sixth partial matrix 660 forms a parity part and has a double diagonal structure.
  • the present invention denotes a matrix formed of the first partial matrix 610 and the second partial matrix 620 by a 'first parity test matrix'.
  • the structure of the 'first parity test matrix' is the same as the structure of the parity test matrix illustrated in FIG. 1 .
  • the present invention denotes a matrix formed of the first partial matrix 610, the second partial matrix 620, the third partial matrix 630, the fourth partial matrix 640, the fifth partial matrix 650, and the sixth partial matrix 660 by a 'second parity test matrix'. That is, among the partial matrixes illustrated in FIG.
  • the first partial matrix 610 and the second partial matrix 620 are included in both the first parity test matrix and the second parity test matrix, but the third partial matrix 630, the fourth partial matrix 640, the fifth partial matrix 650, and the sixth partial matrix 660 are exclusively included in only the second parity test matrix.
  • K ldpc is the length of an information word
  • a codeword encoded based on the first parity test matrix is denoted by a first LDPC codeword.
  • N ldpc is the length of the first LDPC codeword
  • N ldpc 2 denotes the length of an LDPC codeword encoded based on the second parity test matrix.
  • the length of the codeword or the information word denotes the number of bits included in the codeword or the information word.
  • the first partial matrix 610 and the fourth partial matrix 640 corresponding to the information word include N ldpc columns
  • the number of rows of the first parity test matrix is the same as the number of columns N ldpc - K ldpc of the second partial matrix 620 and the fifth partial matrix 650 corresponding to the first parity.
  • FIG. 6B illustrates the structure of the parity test matrix in more detail.
  • the position of elements having weight-1 that is, a value 1 has a dual diagonal structure.
  • a structure of a partial matrix including the first partial matrix 610 corresponding to an information word in the parity test matrix that is, a partial matrix including a 0-th column to a ( K ldpc -1) -th column and a 0-th row to a ( N ldpc - K / dpc -1) -th row conforms to the following rule.
  • K ldpc columns corresponding to an information word in the parity test matrix belong to the same group on M basis, and are divided into K ldpc M column groups in total. Columns belonging to the same column group have a relation mutually shifted by Q ldpc 1 . That is, Q ldpc 1 has the same meaning as Q ldpc of FIG. 1 .
  • a structure of a partial matrix including the fourth partial matrix 640 corresponding to an information word in the parity test matrix that is, a partial matrix including a 0-th column to a ( K ldpc -1) -th column and a ( N ldpc - K ldpc ) -th row to a ( N ldpc - K ldpc2 -1) -th row conforms to the following rule.
  • K ldpc columns corresponding to an information word in the parity test matrix belong to the same group on M basis, and are divided into K ldpc M column groups in total. Columns belonging to the same column group have a relation mutually shifted by Q ldpc2 .
  • the fourth partial matrix 640 has a form similar to that of the first partial matrix 610, and an M value meaning the number of columns forming a column group of the first partial matrix 610 and the fourth partial matrix 640 is the same.
  • M is an interval in which a pattern of a column is iterated in the first partial matrix 610 and the fourth partial matrix 640 corresponding to an information word
  • Q ldpc 1 is the size by which each column is shifted in the first partial matrix 610.
  • Q ldpc 2 is the size by which each column is shifted in the fourth partial matrix 640.
  • K ldpc M is also an integer.
  • Specific values of M , Q ldpc 1 , Q ldpc 2 may change based on a codeword length and an encoding rate.
  • the parity test matrix of FIGS. 6A and 6B is an example of a parity test matrix to which the present invention is applicable, and the scope of the present invention is not limited thereto.
  • a structure of the first partial matrix 610 corresponding to an information word in the parity test matrix that is, a partial matrix including a 0-th column to a ( K ldpc -1) -th column, and a 0-th row to a ( N ldpc - K ldpc -1) -th row conforms to the following rule.
  • K ldpc columns corresponding to an information word in the parity test matrix belong to the same group on an M basis, and are divided into K ldpc M column groups in total. Columns belonging to the same column group have a relation mutually shifted by Q ldpc 1 .
  • an index R i , j k of a row where weight-1 is positioned in a j-th column within an i-th column group may be determined by Equation (16) below.
  • R i , j 1 k is an index of a row where a k-th (weight-1) exists in a j-th column within an i-th column group
  • R i , 0 1 k is an index of a row where a k-th (weight-1) exists in a 0-th column within an i-th column group
  • N ldpc is the length of a first LDPC codeword
  • K ldpc is the length of an information word
  • D i 1 is a
  • a structure of a partial matrix including the fourth partial matrix 640 corresponding to an information word in the parity test matrix that is, a partial matrix including a 0-th column to a ( K ldpc -1) -th column and a ( N ldpc - K ldpc ) -th row to a ( N ldpc 2 - K ldpc -1) -th row conforms to the following rule.
  • K ldpc columns corresponding to an information word in the parity test matrix belong to the same group on M basis, with the same M value of the first partial matrix 610, and are divided into K ldpc M column groups in total.
  • R i , j 2 k N ldpc - K ldpc + R i , 0 2 k - N ldpc - K ldpc + j mod M ⁇ Q ldpc ⁇ 2 ⁇ mod M
  • R i , j 2 k is an index of a row where a k-th (weight-1) exists in a j-th column within an i-th column group in the fourth partial matrix 640
  • R i , 0 2 k is an index of a row where a k-th (weight-1) exists in a 0-th column within an i-th column group in the fourth partial matrix 640
  • N ldpc is the
  • an LDPC code storing information regarding the parity test matrix may be briefly described as below.
  • position information of a row where weight-1 is positioned in a 0-th column of three column groups of the first partial matrix 610 may be expressed as sequences of Equation (18).
  • Equation (18) may be denoted by 'weight-1 position sequence'.
  • R i , 0 k is an index of a row where a k-th (weight-1) exists in a j-th column within an i-th column group.
  • Position information of a row where weight-1 is positioned in a 0-th column of three column groups of the fourth partial matrix 640 may be expressed as sequences of Equation (19).
  • the sequences of Equation (19) may be denoted by 'wight-1 position sequence'.
  • R i , 0 k is an index of a row where a k-th (weight-1) exists in a j-th column within an i-th column group.
  • Equation (19) representing an index of a row where 1 is positioned in a 0-th column of each column group may be expressed more briefly as in Table 4 below.
  • Table 4 shows a position of an element having a weight-1, that is, a value of 1 in a parity test matrix.
  • An i-th weight-1 position sequence is expressed as indexes of a row where weight-1 exists in a 0-th column belonging to an i-th column group.
  • Information related to the position of 1 belonging to the fourth partial matrix 740 is expressible as an independent table. That is, as illustrated in Table 5 and FIG. 5B , an information word regarding weight-1 additionally required in an information word second parity test matrix for weight-1 with respect to the first parity test matrix is expressible separately.
  • Table 5 i Index of row in which '1' is posotioned in 0 th column of i th column group 0 1 2 8 10 1 0 9 13 2 0 14
  • Table 6 i Index of row in which '1' is posotioned in 0 th column of i th column group 0 17 19 1 18 25 2 30
  • the length N ldpc of a first LDPC codeword having the parity test matrix illustrated in FIGS. 6A and 6B the length N ldpc 2 of a second LDPC codeword, R 1 of the first LDPC codeword, R 2 of the second LDPC codeword, and a coding rate R , the length K ldpc of LDPC information bits and the above-described variables M , Q ldp 1 , Q ldpc 2 may be determined as in Table 7 below.
  • An embodiment representing the position of weight-1 of a parity test matrix may be expressed as in Table 8 below by using the parity test matrix having the parameters of Table 7 and having the structure illustrated in FIGS. 6A and 6B , and expressing a row index of weight-1 in a 0-th column of each column group as described above.
  • an index of a column group marked by 'i' in Table 8 may be excluded generally.
  • Numbers represented in Table 8 include numbers expressing the position of weight-1 of the parity test matrix of the structure illustrated in FIG. 1 , represented in Table 2. As described above, Table 8 may also express information of weight-1 regarding a first parity test matrix and information of weight-1 regarding a second parity test matrix, separately.
  • the present invention describes an encoding process based on the parity test matrix of the form illustrated in FIGS. 6A and 6B .
  • the present invention makes description on an assumption of a case of expressing information regarding the parity test matrix of the form illustrated in FIGS. 6A and 6B and an index of a row where weight-1 exists in a 0-th column of each column group as in Table 8.
  • the number K ldpc of information bits of an LDPC code is 2160
  • the number N ldpc of first LDPC codeword bits is 4320
  • the number N ldpc 2 of second LDPC codeword bits is 8640
  • M is 72
  • Q ldpc 1 is 30, Q ldpc 2 is 60
  • a first LDPC encoding rate R 1 is 1/2
  • a second LDPC encoding rate R 2 is 1/4
  • sum of the number of the first parity bits and the number of the second parity bits is 6480.
  • the 'first parity bits' may be denoted by a 'first parity part'.
  • the 'second parity bits' may be denoted by a 'second parity part'.
  • a codeword may be expressed by Equation (20).
  • the 'second parity bits' may be denoted by 'Incremental Redundancy (IR) parity bits'.
  • IR Inc. Redundancy
  • ⁇ i is an i-th codeword bit
  • i i is an i-th information bit
  • p i is an i-th parity bit
  • p i 1 is an i-th first parity bit
  • p i 2 is an i-th second parity bit.
  • the 'first parity bits' are obtained by performing encoding based on only the first parity test matrix. That is, in case of intending to obtain a codeword whose encoding rate is relatively high, an encoder may generate the first parity bits to generate a first LDPC codeword by using only the first parity test matrix.
  • an encoder may generate the first parity bit to the second parity bit to generate a second LDPC codeword by using the second parity test matrix.
  • the present invention describes a process for receiving information bits [ i 0 , i 1 , i 2 ,..., i K ldpc -1 ] to generate parity bits [ p 0 , p 1 ,..., p N ldpc2 - K ldpc -1 ] including 'first parity bits' and 'second parity bits'.
  • an encoder initializes all parity bits to 0 as in Equation (21) below.
  • p i is an i-th parity bit
  • K ldpc is the number of LDPC information bits
  • N ldpc 2 is the number of second LDPC codeword bits.
  • step 2 the encoder accumulates a 0-th information bit i 0 on a parity bit address represented on a 0-th row of Table 7.
  • the encoder performs an operation of Equation (22) below.
  • p 142 p 142 ⁇ i 0
  • p 1107 p 1107 ⁇ i 0
  • p 25367 p 2536 ⁇ i 0
  • p 2748 p 2748 ⁇ i 0
  • p 213 p 213 ⁇ i 0
  • p 1509 p 1584 ⁇ i 0
  • p 1584 p 1584 ⁇ i 0
  • Equation (22) a first parity address to a 19-th parity address are the same as those shown in Equation (4).
  • the parity bit address may be determined as in Equation (23) or Equation (24) below.
  • x is an address value of a parity bit accumulator related to an information bit
  • Q ldpc 1 is a size by which each column is shifted in a first partial matrix of a parity test matrix
  • N ldpc is the length of a first LDPC codeword
  • K ldpc is the length of LDPC information bits.
  • M IR may be 4320
  • N ldpc may be 4320
  • Q ldpc 1 may be 30, and Q ldpc 2 may be 60.
  • Equation (23) and Equation (24) x is an address value of a parity bit accumulator related to an information bit i m , and is the same as a 0-th row of Table 8. That is, x is ⁇ 142,152,...,6181,6186,6192 ⁇ .
  • Equation (20) is derivable from Equation (15) and Equation (16) representing the position of 1 of the parity test matrix.
  • M , Q ldpc 1, Q ldpc 2 are different constant values based on an encoding rate.
  • An encoding rate R 1 is 1/2, R 2 is 1/4, and the parity test matrix of the form illustrated in FIGS. 6A and 6B is used, and in the case where the position information of 1 of each column group is the same as in Table 8, M is 72, Q ldpc 1 is 30, and Q ldpc 2 is 60.
  • step 4 with respect to each group of 72 information bits, a new row of address tables is used for determining an address of a parity bit.
  • step 5 after the above process is performed on all information bits, last parity bits are determined as below.
  • An operation of Equation (25) is performed.
  • i is initialized to 1.
  • p i p i ⁇ p i - 1
  • i 1 , 2 , ⁇ , N ldpc ⁇ 2 - K ldpc - 1
  • p i is an i-th parity bit
  • N ldpc 2 is the length of a second LDPC codeword
  • K ldpc is the length of LDPC information bits
  • ⁇ means a binary operation. According to the binary operation, 1 ⁇ 1 is 0, 1 ⁇ 0 is 1, 0 ⁇ 1 is 1, and 0 ⁇ 0 is 0.
  • a column of a parity test matrix related to i 0 is a first column of a first column group in the parity test matrix of the structure illustrated in FIG. 6 . Therefore, in step 2, a parity bit address value related to i 0 is the same as an index of a 0-th row of Table 8, and also is the same as a position value of a row where 1 is positioned in a 0-th column of a 0-th column group. Also, in step 3, the position of a row where 1 of other columns belonging to a 0-th column group is positioned may be expressed as in Equation (16) and Equation (17).
  • the position of the row may be expressed as in Equation (23) and Equation (24), so that a parity bit address value may be expressed. That is, Table 8 representing the position of weight-1 of a parity test matrix may be used as the parity bit address value during an encoding process.
  • encoding may be performed based on the parity test matrix of the form illustrated in FIGS. 6A and 6B .
  • the parity test matrix illustrated in FIGS. 6A and 6B is divided into an information word part and a parity part (both a first parity part and a second parity part included), the information word part may consist of a plurality of column groups, and information where weight-1 of an information word part of a parity test matrix exists may be expressed based on an index value of a row where weight-1 of a 0-th column of each column group exists.
  • a parity bit address is expressed based on an index value of a row where weight-1 of a 0-th column of each column group exists and used during an encoding process.
  • encoding may be performed based on only a first parity test matrix portion in the parity test matrix having the structure of FIG. 1 or the parity test matrix of FIGS. 6A and 6B , and in the case where both a first parity bit and a second parity bit are required, encoding may be performed based on the second parity test matrix of FIGS. 6A and 6B .
  • a process for performing encoding based on only the first parity test matrix portion and a process for performing encoding based on only the second parity test matrix portion are the same as not performing encoding on a parity bit address greater than N ldpc - K ldpc during the encoding process, and not performing the process of Equation (24).
  • the length K l of information bits input to the zero padding unit 204 is 5
  • the length K bch of an input bit string of the BCH encoder 206 is 8
  • the length K ldpc of an input bit string of the LDPC encoder 208 is 10
  • the length N ldpc of an output bit string of the LDPC encoder 208 is 20, and N ldpc 2 is 40
  • a shortening pattern is defined as ⁇ 7,1,4,6,2,8,3,5,0,9 ⁇
  • a puncture pattern of a first parity bit is defined as ⁇ 1,4,8,6,3,0,2,5,7,9 ⁇
  • a puncture pattern of a second parity bit is defined as ⁇ 0,2,4,6,8,10,12,14,16,18,1,3,5,7,9,11,13,15,17,19 ⁇
  • the number of puncture bits is 24, the shortening and the puncturing are performed as below.
  • An output bit string of the BCH encoder 206 of FIG. 2 is the same as described above.
  • An output bit string C ldpc of the LDPC encoder 208 with respect to an input bit string [ i 0 , i 1 , i 2 , i 3 , i 4 , i 5 , i 6 , i 7 , i 8 , i 9 ] of the LDPC encoder 208 is given by Equation (26) below.
  • C ldpc 2 is a second LDPC codeword
  • c j is a j-th bit of a second LDPC codeword
  • the output bit column C ldpc 2 is input to the puncture unit 210, padded bits are removed by the zero padding unit 204, and 24 parity bits are punctured according to a puncture pattern.
  • a first puncture pattern is applied to a first parity
  • a second puncture pattern is applied to a second parity.
  • second parity bits are punctured with priority and then first parity bits are punctured. That is, since the number of puncture bits have been assumed to be 24, all of 20 second parity bits are punctured. Since four preceding values within the first puncture pattern are 1,4,8,6, an output bit string is given by Equation (27) below.
  • s j is a j-th bit of information bits
  • p bch,j is a j-th parity bit of a BCH codeword
  • p j 1 is a j-th first parity bit of an LDPC codeword.
  • a sequence of shortened and punctured bits may be determined on an information bit group basis. That is, the present invention divides information bits and parity bits forming a codeword into a plurality of information bit groups including a predetermined number of bits, and determines a sequence of shortened and punctured groups with respect to the information bit groups to the parity bit groups, and then shortens and punctures bits by the required number based on a shortening pattern and a puncture pattern determined on the group basis. Also, the present invention discriminates the first parity bits and the second parity bits to determine a puncture pattern, and punctures the second parity bits with priority when performing puncturing.
  • FIGS. 7A and 7B illustrate grouping of parity bits in a communication/broadcasting system according to another embodiment of the present invention. Particularly, FIGS. 7A and 7B illustrate a case of using a parity test matrix having the structure of the parity test matrix of FIG. 6 .
  • parity bits [ p 0 , p 1 ,..., p N ldpc 2 - K ldpc -1 ] of an LDPC code include 'first parity bits' p 0 1 p 1 1 ⁇ p N ldpc - K ldpc - 1 1 and 'second parity bits' p 0 2 p 1 2 ⁇ p N ldpc ⁇ 2 - K ldpc - 1 2 .
  • the 'first parity bits' or the 'first parity part' p 0 1 p 1 1 ⁇ p N ldpc - K ldpc - 1 1 is divided into Q ldpc 1 parity bit groups consisting of M bits.
  • Respective first parity groups or parity bit groups of a 'first parity part' may be defined by Equation (28).
  • P j 1 p k 1
  • k ⁇ mod Q ldpc ⁇ 1 j , 0 ⁇ k ⁇ N ldpc - K ldpc ⁇ for 0 ⁇ j ⁇ Q ldpc ⁇ 1
  • P j 1 is a j-th first parity bit group or a j-th parity bit group in a first parity part
  • p k 1 is a k-th first parity bit
  • Q ldpc 1 is the number of first parity bit groups
  • N ldpc is the length of a first LDPC codeword
  • K ldpc is the length of LDPC information bits. That is, the size of a first parity bit group meaning the number of bits of each first parity bit group is M , and the number of first parity bit groups is Q ldpc 1 .
  • the 'second parity bits' p 0 2 p 1 2 ⁇ p N ldpc ⁇ 2 - N ldpc - 1 2 are divided to Q ldpc 2 second parity bit groups consisting of M bits or parity bit groups of a 'second parity part'.
  • Respective second parity bit groups may be defined by Equation (29).
  • P j 2 p k 2
  • k ⁇ mod Q ldpc ⁇ 2 j , 0 ⁇ k ⁇ N ldpc ⁇ 2 - K ldpc ⁇ for 0 ⁇ j ⁇ Q ldpc ⁇ 2
  • P j 2 is a j-th second parity bit group or a j-th parity bit group in a second parity part
  • p k 2 is a k-th second parity bit
  • Q ldpc 2 is the number of second parity bit groups
  • N ldpc 2 is the length of a second LDPC codeword
  • K ldpc is the length of LDPC information bits. That is, the size of a second parity bit group meaning the number of bits of each second parity bit group is M , and the number of second parity bit groups is Q ldpc 2 .
  • Equation (31) when 'first parity bits' are converted according to Equation (30) below, first parity bit groups defined by Equation (31) may be configured. Equation (30) causes an interleaving effect of parity bits.
  • d M ⁇ t + s 1 p Q ldpc ⁇ 1 ⁇ s + t 1 for 0 ⁇ s ⁇ M , 0 ⁇ t ⁇ Q ldpc ⁇ 1
  • d j 1 is a j-th first parity bit after conversion
  • p j 1 is a j-th first parity bit before conversion
  • Q ldpc 1 is the number of first parity bit groups.
  • P j 1 d k 1
  • l ⁇ k M ⁇ , 0 ⁇ k ⁇ N ldpc - K ldpc ⁇ for 0 ⁇ j ⁇ Q ldpc ⁇ 1
  • p j 1 is a j-th first parity bit group
  • d k 1 is a k-th first parity bit after conversion
  • M is the number of columns included in one column group of the parity test matrix of the form illustrated in FIG. 6B
  • N ldpc is the length of a first LDPC codeword
  • K ldpc is the length of LDPC information bits. That is, the size of each first parity bit group is M , and the number of first parity bit groups is Q ldpc 1 .
  • Equation (33) when 'second parity bits' are converted according to Equation (32) below, second parity bit groups defined by Equation (33) may be configured.
  • Equation (32) causes an interleaving effect of parity bits.
  • d M ⁇ t + s 2 p Q ldpc ⁇ 2 ⁇ s + t 2 for 0 ⁇ s ⁇ M , 0 ⁇ t ⁇ Q ldpc ⁇ 2
  • d j 2 is a j-th second parity bit after conversion
  • p j 2 is a j-th second parity bit before conversion
  • Q ldpc 2 is the number of second parity bit groups.
  • P j 2 d k 2
  • l ⁇ k M ⁇ , 0 ⁇ k ⁇ N ldpc ⁇ 2 - K ldpc ⁇ for 0 ⁇ j ⁇ Q ldpc ⁇ 2
  • p j 2 is a j-th second parity bit group
  • d k 2 is a k-th second parity bit after conversion
  • M is the number of columns included in one column group of the parity test matrix of the form illustrated in FIG. 6B
  • N ldpc 2 is the length of a second LDPC codeword
  • N ldpc is the length of a first LDPC codeword. That is, the size of each second parity bit group is M , and the number of second parity bit groups is Q ldpc2 .
  • parity bits [ p 0 , p 1 , ⁇ , p Nldpc2 - K ldpc -1] have been divided into 'first parity bits' p 0 1 p 1 1 ⁇ p N ldpc - K ldpc - 1 1 and 'second parity bits' p 0 2 p 1 2 ⁇ p N ldpc ⁇ 2 - N ldpc - 1 2 .
  • the parity bits may be expressed as parity bit groups as in Equation (34) below.
  • parity bit groups defined by Equation (36) may be configured. Equation (35) causes an interleaving effect of parity bits.
  • d j is a j-th parity bit after conversion
  • p j is a j-th parity bit before conversion
  • M is the number of bits of a parity bit group
  • Q ldpc 1 is the number of bits of a parity bit group
  • P j d k
  • j ⁇ k M ⁇ , 0 ⁇ k ⁇ N ldpc ⁇ 2 - K ldpc ⁇ for 0 ⁇ j ⁇ Q ldpc ⁇ 1 + Q ldpc ⁇ 2
  • P j is a j-th parity bit group
  • d k is a k-th parity bit after conversion
  • M is the size of a parity bit group
  • N ldpc 2 is the length of a second LDPC codeword
  • K ldpc is the length of LDPC information bits
  • Q ldpc 1 + Q ldpc 2 is the number of parity bit groups.
  • parity bits forming a j-th first parity bit group P j 1 are the same. In other words, parity bits forming each first parity bit group do not change. However, when the position of the first parity bits are converted according to Equation (30), successive bits based on bits d l 1 after conversion are configured as one parity bit group, so that convenience in an aspect of processing increases. Also, in Equation (29) and Equation (33), parity bits forming a j-th second parity bit group P j 2 are the same. In other words, the second parity bits forming each second parity bit group do not change.
  • Equation (32) when the position of the second parity bits are converted according to Equation (32), successive bits based on bits d l 2 after conversion are configured as one parity bit group, so that convenience in an aspect of processing increases. Also, in Equation (34) and Equation (36), parity bits forming a j-th parity bit group P j are the same. In other words, parity bits forming each parity bit group do not change. However, when the position of parity bits are converted according to Equation (35), successive bits based on bits d l after conversion are configured as one parity bit group, so that convenience in an aspect of processing increases.
  • the present invention determines a puncture pattern on parity bit group basis.
  • a shortening pattern and a puncture pattern according to an embodiment of the present invention may be determined according to rules below.
  • a different shortening pattern and a different puncture pattern changing based on a shortening and puncture ratio are defined.
  • a relation between the number of shortened bits and the number of punctured bits may be applicable as in Equation (37).
  • the shortening and puncturing ratio is determined based on a constant A and a constant B.
  • N punc ⁇ A ⁇ N short - B ⁇
  • N punc is the number of puncture bits
  • N short is the number of shortening bits
  • a and B are constants determining the shortening and puncture ratio.
  • A is a constant greater than 0 and means a ratio of the puncturing and shortening. That is, a value of A is related to an encoding rate.
  • N punc of actually punctured bits may be corrected from a value N punc obtained based on Equation (37) with consideration of a modulation scheme and a transmission scheme. For example, to make the number of actually transmitted codeword bits a multiple of a bit forming a modulation scheme, N punc obtained based on Equation (37) may be corrected.
  • Equation (37) the number N punc of puncture bits corresponding to a given number N short of shortening bits is determined based on A and B. Therefore, different puncture pattern and shortening pattern are defined based on A and B .
  • the form of a parity test matrix having the structure of FIG. 6B has a basic premise of puncturing second parity bits first. Therefore, it is preferable to determine a puncture pattern for first parity bits based on a first parity test matrix first in the structure of FIG. 6B , and then determine a puncture pattern for second parity bits based on a second parity test matrix.
  • the present invention describes in detail a process for determining a shortening pattern and a puncture pattern.
  • Step 1 The present invention divides LDPC codeword bits into information bit groups including M bits and parity bit groups including M bits.
  • the present invention determines a shortened information bit group among a plurality of information bit groups.
  • a shortened information bit group corresponds to a deleted column group among a parity test matrix.
  • an optimized encoding performance may be maintained. Therefore, a column group where a best encoding performance is maintained when a relevant column group is deleted is selected.
  • a shortening pattern that shortens an information bit group corresponding to the selected column group is defined.
  • the form of the parity test matrix is based on the parity test matrix of FIG. 1 or the 'first parity test matrix' in the parity test matrix of FIG. 6B .
  • the present invention determines a puncture pattern with respect to first parity bits based on shortened bits or shortened bit groups.
  • the present invention selects parity bit groups corresponding to Y column groups of a parity part that may guarantee excellent performance even when they are punctured in a parity test matrix, and defines a puncture pattern to puncture a parity bit group corresponding to selected column groups of a parity in the parity test matrix.
  • Column groups of a parity part within the parity test matrix mean columns of a parity part corresponding to bits within parity bit groups.
  • Y sub column groups are selected such that a row degree of the parity test matrix is constant.
  • the form of the parity test matrix is based on the parity test matrix of FIG. 1 or the 'first parity test matrix' in the parity test matrix of FIG. 6B .
  • Step 4 The present invention repeats step 2 and step 3 until all bit groups are selected.
  • Step 5 A puncture pattern for second parity bits is determined based on the above obtained shortening pattern and a puncture pattern for the first parity bits.
  • a column group of a parity partial matrix of the parity test matrix means a group consisting of columns of a parity test matrix corresponding to bits within a parity bit group of FIGS. 5A and 5B , and FIGS. 7A and 7B .
  • the present invention explains examples of the shortening pattern and the puncture pattern defined as described above for a plurality of parity test matrixes having the structure of FIG. 1 .
  • a shortening pattern may be defined by Table 9
  • a puncture pattern of first parity bits may be defined by Table 10
  • a puncture pattern of second parity bits may be defined by Table 11.
  • Equation (12) is an index of an information bit group shortened in an i-th sequence. That is, an index ⁇ s (0) of an information bit group shortened in a 0-th sequence is 5.
  • X 5 which is a fifth information bit group among X i (0 ⁇ i ⁇ 30) defined by Equation (12) is shortened in a 0-th sequence, in other words, first.
  • the information bit group may be determined from Equation (12).
  • Equation (12) may be expressed by Equation (38) below.
  • X j m k
  • j ⁇ k 72 ⁇ , 0 ⁇ k ⁇ K bch ⁇ for 0 ⁇ j ⁇ N group
  • X j is a j-th information bit group
  • m k is a k-th information bit of a BCH codeword
  • ⁇ x ⁇ is a maximum integer not exceeding x , for example, ⁇ 2.3 ⁇ is 2
  • K bch is the length of a BCH codeword
  • N group is the number of information bit groups.
  • N group is ⁇ K bch 72 ⁇ and may change based on N bch parity .
  • an index ⁇ p 1 0 of a first parity bit group punctured in a 0-th sequence is 1.
  • P 1 1 which is a first sequence first parity bit group among a parity bit group P i 1 0 ⁇ i ⁇ 30 expressed by Equation (28) or Equation (31) is punctured in a 0-th sequence, in other words, first.
  • the parity bit group may be determined by Equation (28) to Equation (31).
  • an index ⁇ p 2 0 of a second parity bit group punctured in a 0-th sequence is 16.
  • P 16 2 which is a sixteenth sequence second parity bit group among a parity bit group P i 1 0 ⁇ i ⁇ 60 expressed by Equation (29) or Equation (33) is punctured in a 0-th sequence, in other words, first.
  • a single puncture pattern of Table 12 including both Table 10 and Table 11, and by which a parity bit group is expressed according to Equation (34) or Equation (36), may be defined.
  • a puncture pattern is defined to puncture the second parity bits with priority, and to puncture the first parity bits after all of the second parity bits are punctured.
  • a shortening pattern may be defined by Table 13
  • a puncture pattern of first parity bits may be defined by Table 14
  • a puncture pattern of second parity bits may be defined by Table 15.
  • ⁇ s ( i ) is an index of an information bit group shortened in an i-th sequence. That is, an index ⁇ s (0) of an information bit group shortened in a 0-th sequence is 9.
  • X 9 which is a ninth sequence information bit group among X i (0 ⁇ i ⁇ 30) defined by Equation (12) is shortened in a 0-th sequence, in other words, first.
  • the encoding rate 1/2 represents an encoding rate of a first LDPC codeword. In case of denoting a second LDPC encoding rate, the encoding rate may be expressed by 1/4.
  • ⁇ P ( j ), 0 ⁇ j ⁇ Q ldpe 30 ⁇ ⁇ p (10) ⁇ p (11) ⁇ p (12) ⁇ p (13) ⁇ p (14) ⁇ p (15) ⁇ p (16) ⁇ p (17) ⁇ p (18) ⁇ p (19) ⁇ p (20) ⁇ p (21) ⁇ p (22) ⁇ p (23) ⁇ p (24) ⁇ p (25) ⁇ p (26) ⁇ p (27) ⁇ p (28) ⁇ p (29) BPSK / QPSK 1/2 21 17 0 24 7 10 14 12 23 1 16 3 5 26 28 19 4 15 8 2 27 20 6 9 25 13 11 18 22 29 ⁇ p 1 i is an index of a first parity bit group punctured in an i-th sequence.
  • an index ⁇ p 1 0 of a first parity bit group punctured in a 0-th sequence is 1.
  • P 21 1 which is a 21st sequence first parity bit group among a parity bit group P i 1 0 ⁇ i ⁇ 30 expressed by Equation (28) or Equation (31) is punctured in a 0-th sequence, in other words, first.
  • the encoding rate 1/2 represents an encoding rate of a first LDPC codeword. In case of denoting a second LDPC encoding rate, the encoding rate may be expressed by 1/4.
  • an index ⁇ p 2 0 of a second parity bit group punctured in a 0-th sequence is 0.
  • P 0 2 which is a 0-th sequence second parity bit group among a parity bit group P i 2 0 ⁇ i ⁇ 60 expressed by Equation (29) or Equation (33) is punctured in a 0-th sequence, in other words, first.
  • a puncture pattern of Table 15 defines a second parity group is punctured sequentially. This is because when the parity test matrix specified in the present invention is used, the form of a sixth partial matrix of the second parity test matrix of FIG. 6 has a double diagonal structure.
  • FIG. 16 is a view illustrating performance of a communication/broadcasting system according to an embodiment of the present invention.
  • FIG. 16 illustrates Frame Error Rate (FER) performance for various puncture patterns in case of shortening zero bit and puncturing 3320 bits. As illustrated in FIG. 16 , compared to various forms of puncture patterns, it is revealed that a case of using the puncture pattern of Table 15 guarantees excellent performance.
  • FER Frame Error Rate
  • a shortening pattern may be defined by Table 13
  • a puncture pattern of parity bits may be defined by Table 14.
  • a single puncture pattern of Table 16 below including both Table 14 and Table 15 and where a parity bit group is expressed according to Equation (34) or Equation (36), may be defined.
  • a puncture pattern is defined such that the second parity bits are punctured with priority and the first parity bits are punctured after all of the second parity bits are punctured.
  • the shortening patterns and the puncture patterns of Table 13, Table 14, Table 15, and Table 16 are applicable.
  • a puncture pattern of second parity bits may be defined by Table 17.
  • a shortening pattern may be defined by Table 13
  • a puncture pattern of first parity bits may be defined by Table 14.
  • ⁇ P ( j ), 0 ⁇ j ⁇ Q ldpe 60 ⁇ Modulation and Code rate ⁇ p (0) ⁇ p (1) ⁇ p (2) ⁇ p (3) ⁇ p (4) ⁇ p (5) ⁇ p (6) ⁇ p (7) ⁇ p (8) ⁇ p (9) ⁇ p (10) ⁇ p (11) ⁇ p (12) ⁇ p (13) ⁇ p (14) ⁇ p (15) ⁇ p (16) ⁇ p (17) ⁇ p (18) ⁇ p (19) ⁇ p (20) ⁇ p (21) ⁇ p (22) ⁇ p (23) ⁇ p (24) ⁇ p (25) ⁇ p (26) ⁇ p (27) ⁇ p (28) ⁇ p (29) ⁇ p (30) ⁇ p (31) ⁇ p (32) ⁇ p (33) ⁇ p (34) ⁇
  • an index ⁇ p 2 0 of a second parity bit group punctured in a 0-th sequence is 16. which is a 0-th sequence second parity bit group among a parity bit group P i 2 0 ⁇ i ⁇ 60 expressed by Equation (29) or Equation (33) is punctured in a 0-th sequence, in other words, first.
  • the encoding rate 1/2 represents an encoding rate of a first LDPC codeword. In case of denoting a second LDPC encoding rate, the encoding rate may be expressed by 1/4.
  • FIG. 17 illustrates performance for a case of using a puncture pattern of Table 14 for first parity bits and using a puncture pattern of Table 15 for second parity bits, and a case of using a puncture pattern of Table 14 for first parity bits and using a puncture pattern of Table 17 for second parity bits with respect to various shortening lengths and puncture lengths.
  • 'case1' represents the length K sig of an input bit is 1344 and the number of transmitted parity bits is 2890
  • 'case2' represents the length K sig of an input bit is 796 and the number of transmitted parity bits is 2927.
  • FIG. 17 it is revealed that performance in case of defining a puncture pattern of second parity bits as in Table 17 is excellent.
  • a shortening pattern may be defined by Table 13
  • a puncture pattern of parity bits may be defined by Table 14.
  • a single puncture pattern of Table 18 including both Table 14 and Table 17 may be defined. According to Table 18, it is defined that the second parity bits are punctured with priority and first parity bits are punctured after all of the second parity bits are punctured.
  • the controller 202 provides a value of the length K bch of BCH information bits and a value of the length K l of information bits to the zero padding unit 204. Also, the controller 202 determines the number of bits to be punctured or the number of parity bit groups to be punctured, and notifies the number of bits to be punctured or the number of parity bit groups to be punctured to the puncture unit 210. Also, the controller 202 notifies whether to use only a first parity test matrix or use a second parity test matrix. For the notify method, various methods may exist. For example, in the case where a bit of an input information word is less than a predetermined K th value, only the first parity test matrix is used. In the case where the bit of the input information word is greater than the K th value, the second parity test matrix may be used.
  • the zero padding unit 204 sets values of all bits included in X ⁇ s (0), X ⁇ s (1) , ⁇ , X ⁇ s ( N pad -1 ) to 0. Also, the zero padding unit 204 additionally pads K bch - K I - M ⁇ N pad bits in an information bit group X ⁇ s ( N pad ) .
  • bits padded to 0 in the information bit group X ⁇ s (N pad ) may be K bch - K I - M ⁇ N pad bits at the front end or the rear end.
  • the zero padding unit 204 sequentially maps K I information bits on bit positions not padded among BCH information bits.
  • ⁇ s (x) representing a shortening pattern is a value determined based on an encoding rate, a modulation scheme, a shortening and puncturing ratio, and is the same as defined by Table 9 or Table 13.
  • the above-described shortening pattern may be determined by a transmission end or stored in a memory in advance.
  • X j means a j-th bit group represented in Equation (12).
  • N group means the number of information bit groups, and N group is ⁇ K bch 72 ⁇ .
  • the zero padding unit 204 operates as below. The zero padding unit 204 determines the number of groups where all bits are to be padded to 0 as in Equation (40).
  • the zero padding unit 204 sets values of all bits included in N pad information bit groups X ⁇ s (0), X ⁇ s (1) , ⁇ , X ⁇ s ( N pad -1) to 0. In the case where N pad is the same as N group -1, the zero padding unit 204 pads ( M - K I ) information bits included in the information bit group X ⁇ s ( N group -1) to 0.
  • bits in the information bit group X ⁇ s ( N group -1) padded to 0 may be ( M - K I ) bits in the front end or the rear end.
  • the zero padding unit 204 pads ( K bch - K I - M ⁇ N pad ) bits included in an information bit group X ⁇ s ( N pad ) to 0.
  • bits in the group X ⁇ s ( N pad ) padded to 0 may be ( K bch - K I - M ⁇ N pad ) bits in the front end or the rear end.
  • ⁇ s ( i ) representing a shortening pattern is a value determined based on an encoding rate, a modulation scheme, and a shortening and puncturing ratio, and is the same as defined by Table 9 and Table 13.
  • X j means a j-th bit group represented in Equation (12).
  • the puncture unit 210 determines the number of parity bit groups where all parity bits within the group are to be punctured as in Equation (41) with respect to the number N punc of given puncture bits.
  • the parity bit group includes a first parity bit group to a second parity bit group.
  • N punc_groups ⁇ N punc M ⁇ for 0 ⁇ N punc ⁇ N ldpc ⁇ 2 - K ldpc
  • N punc groups is the number of parity bit groups where all parity bits are to be punctured
  • N punc is the number of puncture bits
  • M is the number of bits included in one parity bit group
  • N ldpc 2 is the length of a second LDPC codeword
  • K ldpc is the number of LDPC information bits. For example, in the case where 72 bits are included in one parity bit group, M is 72.
  • the puncture unit 210 punctures all bits of 'second parity bit groups', and punctures 'first parity bit groups' according to the puncture pattern of Table 10 and Table 14. In contrast, in the case where N punc group is less than Q ldpc 2, the puncture unit 210 punctures 'second parity bit groups' according to the puncture pattern of Table 11, Table 15, and Table 17.
  • a 'second parity bit group' should be punctured first, all parity bits within the 'second parity bit group' are punctured, and all parity bits included in ( N punc groups -Q ldpc 2 ) parity bit groups P ⁇ p 1 0 1 , P ⁇ p 1 1 1 , ⁇ , P ⁇ p 1 ⁇ N parity groups - Q ldpc ⁇ 2 - 1 1 within the 'first parity bit group' are punctured.
  • the puncture unit 210 punctures N punc - M ⁇ N punc groups bits in a first parity bit group P ⁇ p 1 ⁇ N parity groups - Q ldpc ⁇ 2 1 .
  • bits punctured in the first parity bit group P ⁇ p 1 ⁇ N parity groups - Q ldpc ⁇ 2 1 may be N punc - M ⁇ N punc group bits in the front end or the rear end.
  • the puncture unit 210 punctures all parity bits within N punc groups second parity bit groups P ⁇ p 2 0 2 , P ⁇ p 2 1 2 , ⁇ , P ⁇ p 2 ⁇ N parity groups - 1 2 . Also, the puncture unit 210 punctures N punc - M ⁇ N punc groups bits in a P ⁇ p 2 N parity groups 2 parity group within a second parity group. For example, bits punctured in the P ⁇ p 2 N parity groups 2 parity group within the second parity group may be N punc - M ⁇ N punc groups bits in the front end or the rear end of the parity group.
  • ⁇ p 1 i representing a puncture pattern is a value determined based on an encoding rate, a codeword length, a modulation scheme, and a puncturing and shortening ratio, and represents a puncture sequence of first parity bit groups, and is the same as defined by Table 10 and Table 14.
  • ⁇ p 2 i representing the puncture pattern is a value determined based on an encoding rate, a codeword length, a modulation scheme, and a puncturing and shortening ratio, and represents a puncture sequence of second parity bit groups, and is the same as defined by Table 11, Table 15, and Table 17.
  • the puncture pattern may be determined by a transmission end or stored in a memory in advance.
  • P j 1 means a j-th sequence first parity bit group represented in Equation (28) or Equation (31) or a j-th parity bit group in a first parity part.
  • P j 2 means a j-th sequence first parity bit group represented in Equation (29) or Equation (32) or a j-th parity bit group in the first parity part.
  • the puncture unit 210 may remove zero bit padded by the zero padding unit 204.
  • the shortening and the puncturing may be performed independently.
  • a parity bit group may be defined without discrimination of a first parity bit group and a second parity bit group.
  • the puncture unit 210 operates as below.
  • the puncture unit 210 determines the number of groups to be punctured as Equation (41) with respect to the number N punc of given puncture bits.
  • the puncture unit 210 punctures all parity bits included in N punc groups parity bit groups P ⁇ p (0), P ⁇ p (1) , ⁇ , P ⁇ p ( N parity groups -1) .
  • the puncture unit 210 punctures N punc - M ⁇ N punc groups bits among bits included in P ⁇ p ( N parity groups ). For example, bits punctured in the group P ⁇ p (N Parity groups ) may be N punc - M ⁇ N punc groups bits.
  • ⁇ p ( x ) which is the puncture pattern is a value determined based on an encoding rate, a codeword length, a modulation scheme, and a puncturing and shortening ratio, represents a puncture sequence of parity bit groups, and is the same as defined by Table 12, Table 16, and Table 18.
  • a rule for determining a shortening pattern and a puncture pattern which are sequences of optimized shortened bits and optimized punctured bits when shortening N short bits and puncturing N punc bits with respect to codes of given length ( N ldpc , K ldpc ) is as below.
  • parity bits of a BCH code included in an information bit group where parity bits of a BCH code exist are not shortened. Therefore, an information bit group including parity bits of a BCH code has a latest shortening sequence, and the number of shortened bits in the information bit group including parity bits of the BCH code is determined as a ⁇ M - ( K ldpc - K bch ).
  • a ⁇ K ldpc - K bch M ⁇ .
  • Parity bits of a BCH code mean in what number of information bit groups, all elements consist of parity bits of a BCH code in the case where the parity bits are divided by a group of the same size as the information bit group.
  • the number of parity bits of a BCH code is greater than the number M of bits of the information bit group, two or more information bit groups may have a latest shortening sequence.
  • the parity bits of a BCH code are included in the last information bit group.
  • the position of the parity bits of the BCH code may change based on an encoding rate and the size of a code.
  • FIG. 8 is a view illustrating a padding procedure in a communication/broadcasting system according to an embodiment of the present invention.
  • N pad is determined by Equation (39).
  • N pad is the number of bit groups where all bits are padded to 0.
  • M is 72
  • an LDPD codeword length N ldpc is 4320.
  • all bits within N pad bit groups X ⁇ s (0), X ⁇ s (1), ⁇ , X ⁇ s ( N pad -1) are padded to 0.
  • the ⁇ s ( i ) is an index value of an information bit group defined by Table 9 and Table 13, and is a value changing based on an encoding rate, a modulation scheme, and a puncturing and shortening ratio.
  • step 804 additionally, ( K bch - K I - M ⁇ N pad ) bits from a last bit of a bit group X ⁇ s ( N pad ) are padded to 0.
  • ( K bch - K I - M ⁇ N pad ) bits from a first bit of a bit group X ⁇ s ( N pad ) may be padded to 0.
  • Step 804 may be omitted based on the number of bits to be padded. For example, in the case where ( K bch - K I - M ⁇ N pad ) is 0, that is, the number of bits to be padded is a multiple of M , the additional padding step of step 804 may be omitted.
  • input information bits are mapped to not-padded bit positions.
  • N ldpc 4320
  • R 1/2
  • the BPSK modulation scheme the number of LDPC bit groups is 30 and the number of bits within one information bit group is 72.
  • the number K I of input bits is 1500
  • the number K bch of BCH information bits is 2100
  • ⁇ s ( x ) defined by Table 13 all bits of eight bit groups X ⁇ s (0), X ⁇ s (1) , ⁇ , X ⁇ s (7) , that is, X 9 , X 8 , X 15 , X 10 , X 0 , X 12 , X 5 , X 27 are padded to 0.
  • S ( i 0 , i 1 , ⁇ , i 1499 ) are sequentially mapped to bit positions not padded to 0.
  • FIG. 9 illustrates a puncturing procedure in a communication/broadcasting system according to an embodiment of the present invention.
  • N punc groups is determined by Equation (41).
  • the number N punc of punctured bits may be determined by various methods.
  • step 902 whether a first parity test matrix having the structure of FIG. 1 is used or a second parity test matrix illustrated in FIG. 6B is used is determined. A case of using the first parity test matrix exists variously, and it is obvious that a specific operation of step 902 may change based on the various cases.
  • the first parity test matrix is used, and in the case where the number of bits of the input information word is greater than K th , the second parity test matrix is used. Therefore, the above condition phrase may be replaced by determining whether K i ⁇ K th .
  • An example of a specific operation of step 902 is described with reference to FIG. 11 .
  • step 904 is performed, and all bits within information bit groups P ⁇ p 1 0 1 , P ⁇ p 1 1 1 , ⁇ , P ⁇ p 1 ⁇ N punc groups - 1 1 are punctured. Subsequently, in step 906, N punc - M ⁇ N punc groups bits from a last bit of an information bit group P ⁇ p 1 N punc groups 1 are punctured. In case of using only the first parity test matrix, the information bit groups P ⁇ p 1 0 1 and P ⁇ p 0 are the same.
  • ⁇ p 1 i representing a puncture pattern is a value determined based on an encoding rate, a codeword length, a modulation scheme, and a puncturing and shortening ratio, and is the same as defined by Table 10 and Table 14.
  • step 908 in the case where the first parity test matrix is not used and the second parity test matrix is used, step 908 is performed and whether N punc group s determined in step 900 is greater than Q ldpc 2 which is the number of the second parity bit groups is determined.
  • step 910 when N punc groups is equal to or greater than Q ldpc 2, step 910 is performed.
  • step 916 is performed.
  • step 910 When N punc groups is equal to or greater than Q ldpc 2, all of second parity bits are punctured in step 910. That is, since a second parity bit group should be punctured first, all of parity bits within the second parity group are punctured. Subsequently, in step 912, all bits within first parity bit groups P ⁇ p 1 0 1 , P ⁇ p 1 1 1 , ⁇ , P ⁇ p 1 ⁇ N punc groups - Q ldpc ⁇ 2 - 1 1 are punctured.
  • N punc - M ⁇ N punc groups bits in a first parity group P ⁇ p 1 ⁇ N punc groups - Q ldpc ⁇ 2 1 are punctured. Punctured N punc - M ⁇ N punc groups bits may be positioned in the front end or the rear end of the first parity bit group P ⁇ p 1 ⁇ N punc groups - Q ldpc ⁇ 2 1 .
  • ⁇ p 1 i representing a puncture pattern is a value determined based on an encoding rate, a codeword length, a modulation scheme, and a puncturing and shortening ratio, represents a puncture sequence of first parity bit groups, and is the same as defined by Table 10 and Table 14.
  • N punc groups is less than Q ldpc 2
  • step 916 all bits within second parity bit groups P ⁇ p 2 0 2 , P ⁇ p 2 1 2 , ⁇ , P ⁇ p 2 ⁇ N punc groups - 1 2 are punctured.
  • step 918 N punc -M ⁇ N punc groups bits in a second parity bit group P ⁇ p 2 N punc groups 2 are punctured. Punctured N punc - M ⁇ N punc groups bits may be positioned in the front end or the rear end of the second parity bit group P ⁇ p 2 ⁇ N punc groups - Q ldpc ⁇ 2 1 .
  • ⁇ p 2 i representing a puncture pattern is a value determined based on an encoding rate, a codeword length, a modulation scheme, and a puncturing and shortening ratio, and is the same as defined by Table 11, Table 15, and Table 17.
  • step 908 is step for comparing the number of second parity bits with the number of bits to be punctured using N punc groups .
  • step 908 may be replaced by step for comparing the number of second parity bits with the number of bits to be punctured using N punc .
  • the puncture procedure illustrated in FIG. 9 determines the form of a parity test matrix when performing encoding before puncturing, and premises encoding is performed using the determined parity test matrix. That is, during encoding, a first parity test matrix or a second parity test matrix is used. Therefore, in step 902, in the case where the first parity test matrix is used, since second parity bits are not generated, puncturing for the second parity bits is not considered.
  • a second parity test matrix may be always used during encoding.
  • all second parity bits should be punctured.
  • step 904 step for puncturing all of the second parity bits may be added.
  • step 902, step 904, and step 906 may be omitted.
  • the puncturing procedure is illustrated in FIG. 10 .
  • An embodiment illustrated in FIG. 10 excludes step 902 to step 906 from FIG. 9 . That is, since step 1004 of FIG. 10 is the same as step 910, step 1006 is the same as step 912, step 1008 is the same as step 914, step 1010 is the same as step 916, and step 1012 is the same as step 918, detailed description thereof is omitted.
  • FIG. 11 illustrates a procedure for determining a form of a parity test matrix in a communication/broadcasting system according to an embodiment of the present invention.
  • step 1100 whether an Additional Parity (AP) is used is determined.
  • the additional parity bit means the AP.
  • the AP may be used for a diversity effect and an encoding gain.
  • the AP may include the information bits and the not-punctured parity bits, and some of punctured parity bits.
  • Whether to use the AP determines the size of a threshold used for determining the form of a parity test matrix.
  • the AP may include punctured bits among first parity bits with priority.
  • step 1102 is performed, and whether the number K I of bits of an input information word is less than a first threshold K th 1 is determined.
  • K I is less than K th 1 , it is determined that encoding is performed based on a first parity test matrix in step 1104.
  • encoding based on the first parity test matrix means encoding based on Table 3 defining the position of weight-1 of a 0-th column of each column group of the first parity test matrix of FIG. 6A or the position of weight-1 of a 0-th column of each column group of the parity test matrix of FIG. 1 .
  • encoding based on the second parity test matrix means encoding based on Table 8 defining the position of weight-1 of a 0-th column of each column group of the second parity test matrix of FIG. 6A .
  • step 1108 is performed, and whether the number K I of bits of an input information word is less than a second threshold K th 2 is determined.
  • encoding based the first parity test matrix means encoding based on Table 3 defining the position of weight-1 of a 0-th column of each column group of the first parity test matrix of FIG. 6A or the position of weight-1 of a 0-th column of each column group of the parity test matrix of FIG. 1 .
  • K I is less than K th 2
  • encoding based on the second parity test matrix means encoding based on Table 8 defining the position of weight-1 of a 0-th column of each column group of the second parity test matrix of FIG. 6A .
  • the present invention describes in detail an operation and a construction of a transmission end and a reception end performing shortening and puncturing as described above with reference to the drawing.
  • FIGS. 12A and 12B illustrate an operation procedure of a transmission end in a communication/broadcasting system according to an embodiment of the present invention.
  • the transmission end determines the number of bits to be padded in step 1200.
  • the bit to be padded is a bit to be shortened and occurs when the number of input bits for encoding, that is, the number of BCH information bits is greater than the number of provided information bits. That is, the transmission end determines the number of bits to be padded to 0 by subtracting the number of information bits from the number of BCH information bits which is the number of input bits for the encoding.
  • the transmission end proceeds to step 1202 to determine a shortening pattern. That is, the transmission end stores at least one shortening pattern defined in advance, and selects a shortening pattern corresponding to a current condition among the stored at least one shortening pattern.
  • the shortening pattern may be defined based on a codeword length, an encoding rate, a shortening and puncturing ratio, a modulation scheme, etc.
  • at least one shortening pattern is defined on a bit group basis that divides information bits on a predetermined number basis.
  • the at least one shortening pattern may include Table 9 or Table 13.
  • the transmission end may not store the shortening pattern in advance but may generate the shortening pattern based on a current condition.
  • the generated shortening pattern may include Table 9 or Table 13.
  • step 1204 determines the number N pad of bit groups where all bits are to be padded to 0.
  • a bit group where all bits are to be padded to 0 means a bit group where all bits are to be shortened. That is, the transmission end divides the number of bits to be padded to 0 by the number of bits per bit group, and determines a maximum integer value smaller than the division result as N pad . In the case where the number of information bits is less than the number of bits included in one bit group, all of the information bits may be included in one bit group. Therefore, in this case, N pad becomes a value smaller than the number of all bit groups by 1.
  • step 1206 determines whether N pad is greater than 0. In other words, the transmission end determines whether at least one bit group where all bits are to be padded to 0 exists. When N pad is not greater than 0, the transmission end omits step 1208 below and proceeds to step 1210.
  • step 1208 the transmission end proceeds to step 1208 to pad all bits within a 0-th bit group to an ( N pad -1)-th bit group indicated by a shortening pattern determined in step 1204 to 0.
  • step 1110 the transmission end proceeds to step 1110 to set some of bits within N pad -th bit group to 0 bits.
  • some of bits set to 0 bits in the N pad -th bit group are selected according to a rule defined in advance. For example, some of bits set to 0 bits may be some bits in the front end or the rear end of the N pad -th bit group.
  • step 1210 may be omitted.
  • the transmission end proceeds to step 1212 to map information bits to not-padded bit positions in BCH information bits. That is, the transmission end pads bits of bit groups that depend on a sequence indicated by the shortening pattern and maps the information bits to the positions of the rest of the bits via step 1208 to step 1212.
  • the transmission end proceeds to step 1214 to perform encoding on padded information bits, that is, BCH information bits.
  • the transmission end may perform a plurality of encoding techniques in a connected manner. For example, the transmission end may sequentially perform BCH encoding and LDPC encoding. In this case, the transmission end may perform BCH encoding on the BCH information bits, and perform LDPC encoding on LDPC information bits, that is, a BCH codeword generated as a result of the BCH encoding. According to another embodiment of the present invention, the transmission end may perform only LDPC encoding on the BCH information bits, that is, information bits padded to 0.
  • the BCH information bits may be called LDPC information bits.
  • the transmission end may use an address value of an accumulator as represented in Equation 5, Equation 7, Equation 23, and Equation 24.
  • the transmission end may determine the form of a parity test matrix to use for encoding before performing the encoding in step 1214. That is, the transmission end according to an embodiment of the present invention may use two or more parity test matrixes.
  • the two or more parity test matrixes include the first parity test matrix and the second parity test matrix illustrated in FIG. 6B .
  • the reception end may store the first parity test matrix and the second parity test matrix separately, or store only the second parity test matrix and extract the first parity test matrix from the second parity test matrix and use the same.
  • determination of the form of the parity test matrix to use may be judged by at least one of the length of an information word and an encoding rate.
  • determination of the form of the parity test matrix to use may be judged via the process of FIG. 10 .
  • the reception end may perform encoding using the second parity test matrix which is a larger form, and determine whether a second parity is removed based on an encoding rate afterward.
  • the transmission end After performing the encoding, the transmission end proceeds to step 1216 to determine the number of bits to be punctured. For example, the transmission end may determine the number of bits to be punctured based on a value related to the number of shortened bits and an encoding rate, in other words, a puncturing and shortening ratio. For example, the value related to the number of shortened bits and an encoding rate may be defined by Equation (37). Also, the transmission end may determine the number of bits to be punctured with consideration of the structure of the parity test matrix or the number of input bits.
  • the transmission end may proceed to step 1218 to determine a puncture pattern. That is, the transmission end stores at least one puncture pattern defined in advance, and selects a puncture pattern corresponding to a current condition among the stored at least one puncture pattern.
  • the puncture pattern may be defined based on the form of a parity test matrix to use, a codeword length, an encoding rate, a shortening and puncturing ratio, a modulation scheme, etc.
  • at least one puncture pattern is defined on a parity bit group basis that divides parity bits on a predetermined number basis.
  • the at least one puncture pattern may include at least one of Table 10, Table 11, Table 12, Table 14, Table 15, Table 16, Table 17, and Table 18.
  • the transmission end may not store the puncture pattern in advance but may generate the puncture pattern based on a current condition.
  • the generated puncture pattern may include at least one of Table 10, Table 11, Table 12, Table 14, Table 15, Table 16, Table 17, and Table 18.
  • the transmission end should consider the form of a parity test matrix to use.
  • the form of the parity test matrix to use may be determined by at least one of the length of an information word and an encoding rate.
  • determination of the form of the parity test matrix to use may be judged via the process of FIG. 10 .
  • the puncture pattern is determined based on Table 10 or Table 14.
  • the puncture pattern is determined by Table 12, or Table 16, or Table 18, or determined by Table 10 and Table 11, or Table 14 and Table 15, or Table 14 and Table 17.
  • the transmission end determines the puncture pattern first according to Table 11, or Table 15, or Table 17, and then when a bit to be punctured exists, the transmission end determines the rest of the puncture pattern according to Table 10 or Table 14.
  • the transmission end proceeds to step 1220 to determine the number N punc_groups of parity bit groups where all parity bits are to be punctured. That is, the transmission end divides the number of parity bits to be punctured by the number of bits per parity bit group, and determines a maximum integer value smaller than a division result as N punc_groups . In the case where the number of bits not to be punctured is less than the number of bits included in one parity bit group, all of the bits not to be punctured may be included in one parity bit group. Therefore, in this case, N punc_groups becomes a value less than the number of all parity bit groups by 1.
  • the transmission end proceeds to step 1222 to determine whether N punc_groups is greater than 0. In other words, the transmission end determines whether at least one parity bit group where all parity bits are to be punctured exists. When N punc_groups is not greater than 0, the transmission end omits step 1224 below and proceeds to step 1226.
  • step 1224 punctures all parity bits within a 0-th parity bit group to a ( N punc_groups -1) -th parity bit group indicated by the puncture pattern determined in step 1218.
  • Step 1224 is described again according to the puncture pattern of FIG. 10 and a punctured parity bit determine process.
  • step 1224 the 0-th parity bit group to the ( N punc_groups -1) -th parity bit group where all bits within the group are punctured are the same as all second parity bit groups and some P ⁇ p 1 0 1 P ⁇ p 1 1 1 ⁇ P ⁇ p 1 ⁇ N punc groups - Q ldpc ⁇ 2 - 1 1 of a first parity bit group in the case where Np unc_groups is equal to or greater than Q ldpc 2 .
  • the 0-th parity bit group to the ( N punc_groups -1) -th parity bit group are the same as some P ⁇ p 2 0 2 P ⁇ p 2 1 2 ⁇ P ⁇ p 2 ⁇ N punc groups - Q ldpc ⁇ 2 - 1 2 of a second parity bit group.
  • the transmission end proceeds to step 1226 to puncture some bits within the N punc_groups -th parity bit group indicated by a puncture pattern.
  • the some bits punctured in the N punc_groups -th parity bit group are selected according to a rule defined in advance.
  • the punctured some bits may be some bits of the front end or the rear end within the N punc_groups -th parity bit group. That is, the transmission end sequentially punctures bits within parity bit groups that depend on a sequence indicated by the puncture pattern via step 1224 and step 1226.
  • step 1126 may be omitted.
  • a specific process for determining a parity bit group in step 1224 and step 1126 may be the same as illustrated in FIG. 9 or FIG. 10 .
  • Step 1226 is described again according to the puncture pattern of FIG. 10 and a punctured parity bit determine process.
  • a N punc_groups -th parity bit group where some of bits within the group are punctured is the same as P ⁇ p 1 ⁇ N punc groups - Q ldpc ⁇ 2 1 within a first parity bit group when N punc_groups is equal to or greater than Q ldpc 2 .
  • the N punc_groups -th parity bit group where some of bits are punctured is the same as P ⁇ p 2 N punc groups 2 .
  • step 1228 the transmission end removes bits padded to 0 in step 1208 to step 1210.
  • step 1230 the transmission end proceeds to step 1230 to transmit a punctured and shortened codeword.
  • FIGS. 13A and 13B illustrate an operation procedure of a reception end in a communication/broadcasting system according to an embodiment of the present invention.
  • the reception end determines whether a shortened and punctured codeword is received in step 1300.
  • the reception end proceeds to step 1302 to determine the number of shortened bits.
  • the shortening occurs when the number of input bits for encoding is greater than the number of information bits. That is, the reception end determines the number of bits padded to 0 by subtracting the number of information bits of a received punctured and shortened codeword from the number of information bits of an LDPC codeword.
  • the reception end proceeds to step 1304 to determine a shortening pattern to be applied. That is, the reception end stores at least one shortening pattern defined in advance, and selects a shortening pattern corresponding to a current condition among the stored at least one shortening pattern.
  • the shortening pattern may be defined based on a codeword length, an encoding rate, a shortening and puncturing ratio, a modulation scheme, etc.
  • at least one shortening pattern is defined on a bit group basis that divides information bits on a predetermined number basis.
  • the at least one shortening pattern may include Table 9 or Table 13.
  • the reception end may not store the shortening pattern but may generate the shortening pattern based on a current condition.
  • the generated shortening pattern may include at least one of Table 9 and Table 13.
  • the reception end may use a shortening pattern indicated by a transmission end via separate signaling.
  • the reception end proceeds to step 1306 to determine the number N pad of bit groups where all bits have been shortened in the transmission end. That is, the reception end divides the number of padded bits by the number of bits per bit group, and determines a maximum integer value less than the division result as N pad .
  • N pad becomes a value less than the number of all bit groups by 1.
  • LDPC decoder input values corresponding to shortened LDPC information bits are set to a specific value representing shortened LDPC information bits.
  • the LDPC decoder input values are based on Log Likelihood Ratio (LLR), and the specific value may be plus infinite or minus infinite.
  • step 1310 sets an LDPC decoder input value corresponding to all information bits within a 0-th bit group to ( N pad -1) -th bit group indicated by a shortening pattern determined in step 1304 to specific values representing an LDPC information bit shortened in the transmission end.
  • step 1312 set an LDPC decoder input value corresponding to some information bits of the front end or the rear end within an N pad -th bit group indicated by the shortening pattern to specific values representing LDPC information bits shortened in the transmission end.
  • the reception end proceeds to step 1314 to set LDPC decoder input values corresponding to information bits not padded to 0 to values that depend on a received punctured and shortened codeword.
  • a value representing a 0 bit means an LLR value of a case where probability that an LLR will 0 is 1 and probability that an LLR will 1 is 0. That is, the reception end recovers information bits among an LDPC codeword generated via encoding in the transmission end via step 1310 to step 1314.
  • the reception end proceeds to step 1316 to determine the number of punctured bits based on a value related to an encoding rate and the number of shortened bits, in other words, a puncturing and shortening ratio.
  • a puncturing and shortening ratio For example, the value related to the encoding rate and the number of shortened bits, in other words, the puncturing and shortening ratio may be defined by Equation (37).
  • the reception end After determining the number of puncture bits, the reception end proceeds to step 1318 to determine a puncture pattern to be applied. That is, the reception end stores at least one puncture pattern defined in advance, and selects a puncture pattern corresponding to a current condition among the stored at least one puncture pattern.
  • the puncture pattern may be defined based on the form of a parity test matrix to use, a codeword length, an encoding rate, a shortening and puncturing ratio, a modulation scheme, etc.
  • at least one puncture pattern is defined on a parity bit group basis that divides parity bits on a predetermined number basis.
  • the at least one puncture pattern may include at least one of Table 10, Table 11, Table 12, Table 14, Table 15, Table 16, Table 17, and Table 18.
  • the reception end should consider the form of a parity test matrix to use.
  • the form of a parity test matrix to use may be determined by at least one of an information word length and an encoding rate.
  • determination of the form of the parity test matrix to use may be comprised by the process of FIG. 10 .
  • the puncture pattern is determined by Table 10 or Table 14.
  • the parity test matrix to use is the second parity test matrix illustrated in FIG.
  • the puncture pattern is determined by Table 12 or Table 16 or Table 18, or a combination of Table 11 and Table 10 or a combination of Table 14 and Table 15 or a combination of Table 14 and Table 17.
  • the reception end determines a puncture pattern first according to Table 11 or Table 15 or Table 17, and then in the case where a puncture bit remains, the reception end determines the rest of puncture patterns according to Table 10 or Table 14.
  • the reception end may not store the puncture pattern in advance but may generate the puncture pattern according to a current condition.
  • the generated puncture pattern may include at least one of a combination of Table 10, Table 11, Table 12, Table 14, Table 15, Table 16, Table 17, Table 18, Table 12, Table 16, Table 18, Table 10, and Table 11( table 11 ), and a combination of Table 14 and Table 15, and a combination of Table 14 and Table 17.
  • the reception end may use a puncture pattern indicated by the transmission end via separate signaling.
  • the reception end proceeds to step 1320 to determine the number N punc_groups of parity bit groups where all parity bits have been punctured. That is, the reception end divides the number of the punctured parity bits by the number of bits per parity bit group, and determines a maximum integer value less than the division result as N punc_groups . In the case where the number of the received parity bits is less than the number of bits included in one parity bit group, all of the received parity bits may be included in one parity bit group. Therefore, in this case, N punc_groups becomes a value less than the number of all parity bit groups by 1.
  • the reception end proceeds to step 1322 to determine whether N punc_groups is greater than 0. In other words, the reception end determines whether at least one parity bit group where all bits have been punctured exists. In the case where N punc_groups is not greater than 0, the reception end omits step 1324 below and proceeds to step 1326.
  • the reception end proceeds to step 1324 to set LDPC decoder input values corresponding to all bits within a 0-th parity bit group to an ( N punc_groups -1) -th parity bit group indicated by the puncture pattern determined in step 1320 to values representing punctured parity bits.
  • the value representing the punctured parity bit may be a value where a probability that a parity bit will be 0 and a probability that a parity bit will be 1 are the same.
  • Step 1324 is described again according to the puncture pattern of FIG. 10 and a punctured parity bit determine process.
  • the 0-th parity bit group to the ( N punc_groups -1) -th parity bit group where LDPC decoder input values corresponding to all bits within the group are set to values representing a punctured parity bit are the same as all of second parity bit groups and some P ⁇ p 1 0 1 P ⁇ p 1 1 1 ⁇ P ⁇ p 1 ⁇ N punc groups - Q ldpc ⁇ 2 - 1 1 of first parity bit groups in the case where N punc_groups is equal to or greater than Q ldpc 2 .
  • the ( N punc_groups -1) -th parity bit group is the same as some P ⁇ p 2 0 2 P ⁇ p 2 1 2 ⁇ P ⁇ p 2 ⁇ N punc groups - 1 2 of second parity bit groups.
  • the reception end proceeds to step 1326 to set an LDPC decoder input value corresponding to some bits of the front end or the rear end within an N punc_groups -th parity bit group indicated by a puncture pattern to values representing a punctured parity bit.
  • the value representing the punctured parity bit may be a value where a probability that a parity bit will be 0 and a probability that a parity bit will be 1 are the same.
  • Step 1326 is described again according to the puncture pattern of FIG. 10 and a punctured parity bit determine process.
  • the N punc_groups -th parity bit group where LDPC decoder input values corresponding to some bits within the group are set to values representing a punctured parity bit is the same as a group P ⁇ p 1 ⁇ N punc groups - Q ldpc ⁇ 2 1 within a first parity bit group in the case where N punc_groups is equal to or greater than Q ldpc2 .
  • the N punc_groups -th parity bit group is the same as P ⁇ p 2 N punc groups 2 .
  • the reception end proceeds to step 1328 to set LDPC decoder input values corresponding to the rest of not-punctured parity bits based on a reception value of a shortened and punctured codeword. That is, the reception end recovers parity bits among an LDPC codeword generated via encoding by the transmission end via step 1324 to step 1328.
  • the reception end proceeds to step 1330 to perform decoding on the recovered codeword.
  • the reception end may perform a plurality of decoding techniques in a connected manner. For example, the reception end may sequentially perform LDPC decoding and BCH decoding. In this case, the reception end may perform LDPC decoding on a recovered LDPC codeword, and perform BCH decoding on LDPC information bits generated as a result of the LDPC decoding. According to another embodiment of the present invention, the reception end may perform only the LDPC decoding on the recovered LDPC codeword.
  • FIG. 14 illustrates a construction of a transmission end in a communication/broadcasting system according to an embodiment of the present invention.
  • the transmission end includes a zero padding unit 1410, an encoder 1420, a puncture unit 1430, a transmitter 1440, a storage 1460, and a controller 1470.
  • the zero padding unit 1410 generates BCH information bits input to the encoder 1420 by padding some of information bits to 0.
  • the zero padding unit 1410 determines the number of bits to be padded to 0 using information provided from the controller 1470, and pads bits of positions that depend on shortening pattern information provided from the controller 1470 to 0. That is, the zero padding unit 1410 pads bits of bit groups that depend on a sequence indicated by the shortening pattern, and maps each bit of the information bits on the position of the rest of the bits.
  • the zero padding unit 1410 may determine the number N pad of bit groups where all bits are to be padded to 0. According to another embodiment of the present invention, the number N pad of bit groups where all bits are to be padded to 0 may be determined by the controller 1470.
  • the zero padding unit 1410 pads all bits within a 0-th bit group to an ( N pad -1) -th bit group indicated by the shortening pattern to 0, and then pads some bits in the front end or the rear end within an N pad -th bit group indicated by the shortening pattern to 0. Also, the zero padding unit 1410 maps information bits to not-padded bit positions in BCH information bits.
  • the encoder 1420 performs encoding on BCH information bits padded by the zero padding unit 1410.
  • the encoder 1420 may include only one encoding block or may have a structure where a plurality of encoding blocks are connected.
  • the encoder 1420 may include the BCH encoder and an LDPC encoder.
  • the BCH encoder may perform BCH encoding on the padded BCH information bits
  • the LDPC encoder may perform LDPC encoding on a BCH codeword generated as a result of the BCH encoding.
  • the encoder 1420 may perform only the LDPC encoding on the BCH information bits.
  • the BCH information bits may be called LDPC information bits.
  • another encoder (not shown) besides the encoder 1420 may be added to the front end of the zero padding unit 1410.
  • the encoder 1420 may perform LDPC encoding
  • another encoder (not shown) positioned in the front end of the zero padding unit 1410 may perform BCH encoding.
  • the encoder 1420 may determine the form of a parity test matrix to use for the encoding before performing encoding. That is, a transmission end according to an embodiment of the present invention may use two or more parity test matrixes.
  • the two or more parity test matrixes include the first parity test matrix and the second parity test matrix illustrated in FIG. 6B .
  • the storage 1460 may store the first parity test matrix and the second parity test matrix separately, or store only the second parity test matrix, and extract the first parity test matrix from the second parity test matrix.
  • determination of the form of the parity test matrix to use may be judged by at least one of an information word length and an encoding rate.
  • determination of the form of the parity test matrix to use may be judged via the process of FIG. 10 .
  • the encoder 1420 may perform encoding using the second parity test matrix which is a larger form, and determine whether to remove a second parity based on an encoding rate afterward. Also, in using the parity test matrix, the encoder 1420 may use an address value of an accumulator as represented in Equation (5), Equation (7), Equation (23), and Equation (24).
  • the puncture unit 1430 converts a parity among an LDPC codeword output from the encoder 1420 to parity bits to be transmitted by puncturing some bits from a parity among the LDPC codeword generated by the encoder 1420.
  • the puncture unit 1430 determines the number of bits to be punctured based on a value related to an encoding rate provided from the controller 1470 and the number of shortened bits, in other words, a puncturing and shortening ratio, and punctures bits of a position that depends on puncture pattern information provided from the controller 1470. Also, the puncture unit 1430 may discriminate first parity bits and second parity bits based on the form of a parity test matrix based in the encoder 1420 from the controller 1470.
  • puncture unit 1430 punctures bits within parity bit groups that depend on a sequence indicated by the puncture pattern. For example, the value related to the encoding rate and the number of shortened bits, in other words, the puncturing and shortening ratio may be defined by Equation (37). Also, the puncture unit 1430 determines the number N punc_groups of parity bit groups where all parity bits are to be punctured, punctures all parity bits within a 0-th parity bit group to an ( N punc_groups -1) -th parity bit group indicated by the puncture pattern, and then punctures some bits in the front end or the rear end within an N punc_groups -th parity bit group.
  • the 0-th parity bit group to the ( N punc_groups - 1) -th parity bit group are the same as some P ⁇ p 2 0 2 P ⁇ p 2 1 2 ⁇ P ⁇ p 2 ⁇ N punc groups - 1 2 of the second parity bit group.
  • an N punc_groups -th parity bit group is the same as a P ⁇ p 1 ⁇ N punc groups - Q ldpc ⁇ 2 1 group within the first parity bit group.
  • the N punc_groups -th parity bit group is the same as a group P ⁇ p 2 N punc groups 2 within the second parity bit group.
  • the puncture unit 1430 may convert information bits among an LDPC codeword output from the encoder 1420 to information bits within a punctured and shortened codeword to be transmitted by removing bits padded to 0 by the zero padding unit 1410.
  • the puncture unit 1430 may be called a 'zero remove and puncture unit'.
  • the zero padding unit 1410 may be omitted. That is, instead of generating a BCH information bit string for the encoder 1420 by padding 0 to a bit in the zero padding unit 1410, columns corresponding to a bit to be padded to 0 may be removed from the parity test matrix used by the encoder 1420. The columns corresponding to the bit to be padded are removed, so that the same result may be obtained even when the process for padding bits is not performed.
  • the transmitter 1440 modulates and Radio Frequency (RF)-processes the shortened and punctured codeword, and then transmits the same via an antenna.
  • RF Radio Frequency
  • the storage 1460 stores setting information, an instruction, etc. for an operation of the transmission end.
  • the storage 1460 stores at least one shortening pattern defined on a bit group basis and at least one puncture pattern defined on a parity bit group basis.
  • the shortening pattern and the puncture pattern may be defined based on a codeword length, an encoding rate, a shortening and puncturing ratio, a modulation scheme, etc.
  • the at least one shortening pattern may include Table 9 or Table 13.
  • the at least one puncture pattern may include at least one of Table 10, Table 11, Table 12, Table 14, Table 15, Table 16, Table 17, and Table 18.
  • the controller 1470 controls overall functions of the transmission end. Particularly, the controller 1470 provides the length of information bits, the length of information bits required by the encoder 1420, shortening pattern information, etc. Also, the controller 1470 provides a parity test matrix to the encoder 1420, and provides information regarding the form of the parity test matrix. Also, the controller 1470 provides puncture pattern information to the puncture unit 1430.
  • the controller 1470 should consider the form of the parity test matrix to use.
  • the form of the parity test matrix to use may be judged by at least one of the length of an information word and an encoding rate.
  • determination of the form of the parity test matrix to use may be judged via the process of FIG. 10 .
  • the puncture pattern is determined by Table 10 or Table 14.
  • the parity test matrix to use is the second parity test matrix illustrated in FIG.
  • the puncture pattern may be determined by Table 12 or Table 16 or Table 18, or determined by a combination of Table 11 and Table 10 or a combination of Table 15 and Table 14 or a combination of Table 17 and Table 14.
  • the controller 1470 determines a puncture pattern first according to Table 11 or Table 15 or Table 17, and when a puncture bit remains, the controller 1470 determines the rest of puncture patterns according to Table 10 or Table 14.
  • the controller 1470 provides information regarding the form of the parity test matrix to the puncture unit 1430. Also, the controller 1470 provides information that may determine the position of bits to be padded to the zero padding unit 1410. In an embodiment of the present invention described with reference to FIG. 14 , the zero padding unit 1410 determines the position of a bit to be padded to 0, and pads bits to 0. However, according to another embodiment of the present invention, the controller 1470 may determine the position of a bit to be padded, and the zero padding unit 1410 may pad bits to 0 according to indication of the controller 1470. Also, in an embodiment of the present invention described with reference to FIG. 14 , the puncture unit 1430 determines the position of a puncture bit and performs puncturing. However, according to another embodiment of the present invention, the controller 1470 may determine the position of the puncture bit and the puncture unit 1430 may perform puncturing according to indication of the controller 1470.
  • FIG. 15 is a block diagram illustrating a reception end in a communication/broadcasting system according to an embodiment of the present invention.
  • the reception end includes a receiver 1510, a shortening bit recovery unit 1520, a puncture bit recovery unit 1530, a decoder 1540, a storage 1550, and a controller 1560.
  • the receiver 1510 receives a shortened and punctured codeword transmitted from the transmission end. That is, the receiver 1510 determines a reception value of the shortened and punctured codeword by RF-processing a reception signal, and performing decoding.
  • the shortening bit recovery unit 1520 recovers information bits within a received shortened and punctured codeword generated via encoding in the transmission end by setting LDPC decoder input values to a specific value representing a shortened LDPC information bit in the transmission end. Specifically, the shortening bit recovery unit 1520 determines the number of shortened bits, determines a shortened pattern provided from the controller 1560, and then determines the number N pad of bit groups where all bits have been padded to 0.
  • the shortening bit recovery unit 1520 sets LDPC decoder input values corresponding to all bits within a 0-th bit group to an ( N pad - 1) -th bit group indicated by the shortening pattern to a specific value representing LDPC information bits, and sets LDPC decoder input values corresponding to some bits of the front end or the rear end within an N pad -th bit group indicated by the shortening pattern to a specific value representing shortened LDPC information bits.
  • the specific value representing the shortened LDPC information bit may be plus infinite or minus infinite.
  • the shortening bit recovery unit 1520 sets LDPC decoder input values corresponding to information bits not padded to 0 in information bits of an LDPC codeword based on a received shortened and punctured codeword.
  • the puncture bit recovery unit 1530 recovers a parity generated via encoding in the transmission end by setting LDPC decoder input values corresponding to punctured bit positions to values representing a punctured parity bit. Specifically, the puncture bit recovery unit 1530 determines the number of puncture bits based on a value related to an encoding rate and the number of shortening bits, that is, a puncturing and shortening ratio. For example, the value related to the encoding rate and the number of shortening bits, in other words, the puncturing and shortening ratio may be defined by Equation (30).
  • the puncture bit recovery unit 1530 determines the number N punc_groups of parity bit groups where all bits have been punctured, and sets LDPC decoder input values corresponding to all parity bits within a 0-th parity bit group to an ( N punc_groups - 1) -th parity bit group indicated by a puncture pattern provided from the controller 1560 in an LDPC codeword to values representing a punctured parity bit. Also, the puncture bit recovery unit 1530 sets LDPC decoder input values corresponding to some bits of the front end or the rear end within an N punc_groups -th parity bit group indicated by the puncture pattern in the LDPC codeword to values representing a punctured parity bit.
  • the value representing the punctured parity bit may be a value where probability that a parity bit will be 0 and probability that a parity bit will be 1 are the same.
  • the 0-th parity bit group to the ( N punc_groups - 1) -th parity bit group are the same as some ( P ⁇ p 2 0 2 , P ⁇ p 2 1 21 , ⁇ , P ⁇ p 2 ⁇ N punc groups - 1 2 of the second parity bit groups. Also, in the case where N punc_groups is equal to or greater than Q ldpc 2 , the N punc_groups -th parity bit group is the same as a group P ⁇ p 1 ⁇ N punc groups - Q ldpc ⁇ 2 1 within the first parity bit group.
  • the N punc_groups -th parity bit group is the same as a group P ⁇ p 2 N punc groups 2 within the second parity bit group.
  • the puncture bit recovery unit 1530 sets an LDPC decoder input value corresponding to the rest of parity bits not punctured in the LDPC codeword according to a reception value of a shortened and punctured codeword.
  • the decoder 1540 performs decoding on an LDPC codeword recovered by the shortening bit recovery unit 1520 and the puncture bit recovery bit 1530.
  • the decoder 1540 may have a structure where a plurality of decoding blocks are connected.
  • the decoder 1540 may include an LDPC decoder and a BCH decoder.
  • the LDPC decoder may perform LDPC decoding on the recovered LDPC codeword
  • the BCH decoder may perform BCH decoding on an LDPC information word generated as a result of the LDPC decoding.
  • the decoder 1540 may perform only the LDPC decoding on the recovered LDPC codeword.
  • the storage 1550 stores setting information for an operation of the reception end, an instruction, etc.
  • the storage 1550 stores at least one shortening pattern defined on a bit group basis and at least one puncture pattern defined on a parity group basis.
  • the shortening pattern and the puncture pattern may be defined based on a codeword length, an encoding rate, a shortening and puncturing ratio, a modulation scheme, etc.
  • the at least one shortening pattern may include Table 9 or Table 13.
  • the at least one puncture pattern may include at least one of Table 10, Table 11, Table 12, Table 14, Table 15, Table 16, Table 17, and Table 18.
  • the storage 1550 stores two or more parity test matrixes.
  • the two or more parity test matrixes include the first parity test matrix and the second parity test matrix illustrated in FIG. 6B .
  • the storage 1550 may store the first parity test matrix and the second parity test matrix separately, or store only the second parity test matrix, and extract the first parity test matrix from the second parity test matrix and use the same.
  • the controller 1560 controls overall functions of the transmission end. Particularly, the controller 1560 provides the length of information bits, the length of information bits required by the decoder 1540, shortening pattern information, etc. to the shortening bit recovery unit 1520. Also, the controller 1540 provides puncture pattern information to the puncture bit recovery unit 1530. Also, the controller 1540 provides a parity test matrix to the decoder 1540.
  • the controller 1560 should consider the form of the parity test matrix to use.
  • the form of the parity test matrix to use may be determined by at least one of the length of an information word, and an encoding rate.
  • determination of the form of the parity test matrix to use may be judged via the process of FIG. 10 .
  • the puncture pattern is determined by Table 10 or Table 14.
  • the parity test matrix to use is the second parity test matrix illustrated in FIG.
  • the puncture pattern may be determined by Table 12 or Table 16 or Table 18, or determined by a combination of Table 11 and Table 10 or a combination of Table 15 and Table 14 or a combination of Table 17 and Table 14.
  • the controller 1560 determines a puncture pattern first according to Table 11 or Table 15 or Table 17, and then when a puncture bit remains, the controller 1560 determines the rest of the puncture pattern according to Table 10 or Table 14.
  • the controller 1560 may use a puncture pattern indicated by the transmission end via separate signaling.
  • the controller 1560 provides information regarding the form of the parity test matrix to provide information regarding a puncture pattern used by the puncture bit recovery unit 1530 and the construction of parity bits.
  • the shortening bit recovery unit 1520 determines the position of a padded bit, and sets LDPC decoder input values corresponding to bits to a value representing a padded bit.
  • the controller 1560 may determine the position of the padded bit, and the shortening bit recovery unit 1520 may set LDPC decoder input values corresponding to relevant bits to a value representing a padded bit according to indication of the controller 1560. Also, in an embodiment of the present invention described with reference to FIG.
  • the puncture bit recovery unit 1530 determines the position of a punctured bit, and sets relevant bits to a value representing the punctured bit.
  • the controller 1560 may determine the position of the punctured bit, and the puncture bit recovery unit 1530 may set relevant bits to a value representing the punctured bit according to indication of the controller 1560.

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Probability & Statistics with Applications (AREA)
  • Mathematical Physics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • General Physics & Mathematics (AREA)
  • Algebra (AREA)
  • Pure & Applied Mathematics (AREA)
  • Multimedia (AREA)
  • Error Detection And Correction (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
EP12839417.8A 2011-10-10 2012-09-20 Appareil et procédé d'envoi et de réception de données dans un système de communication/diffusion Active EP2768146B1 (fr)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
KR20110103275 2011-10-10
KR1020120005913A KR101791477B1 (ko) 2011-10-10 2012-01-18 통신/방송 시스템에서 데이터 송수신 장치 및 방법
PCT/KR2012/007538 WO2013055046A2 (fr) 2011-10-10 2012-09-20 Appareil et procédé d'envoi et de réception de données dans un système de communication/diffusion

Publications (3)

Publication Number Publication Date
EP2768146A2 true EP2768146A2 (fr) 2014-08-20
EP2768146A4 EP2768146A4 (fr) 2015-11-25
EP2768146B1 EP2768146B1 (fr) 2020-04-08

Family

ID=48439236

Family Applications (1)

Application Number Title Priority Date Filing Date
EP12839417.8A Active EP2768146B1 (fr) 2011-10-10 2012-09-20 Appareil et procédé d'envoi et de réception de données dans un système de communication/diffusion

Country Status (9)

Country Link
US (1) US9231734B2 (fr)
EP (1) EP2768146B1 (fr)
JP (1) JP5996659B2 (fr)
KR (1) KR101791477B1 (fr)
CN (1) CN103988439B (fr)
AU (1) AU2012321618B9 (fr)
IN (1) IN2014KN01000A (fr)
RU (1) RU2598318C2 (fr)
WO (1) WO2013055046A2 (fr)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP3182601A4 (fr) * 2014-12-30 2017-11-22 Huawei Technologies Co. Ltd. Procédé et système de traitement de données basés sur un ldpc quasi-cyclique
US10298260B2 (en) 2015-02-27 2019-05-21 Electronics And Telecommunications Research Institute Zero padding apparatus for encoding variable-length signaling information and zero padding method using same
US10992316B2 (en) 2015-02-27 2021-04-27 Electronics And Telecommunications Research Institute Zero padding apparatus for encoding fixed-length signaling information and zero padding method using same
US11309913B2 (en) 2015-02-27 2022-04-19 Electronics And Telecommunications Research Institute Zero padding apparatus for encoding variable-length signaling information and zero padding method using same
US11736123B2 (en) 2015-02-27 2023-08-22 Electronics And Telecommunications Research Institute Zero padding apparatus for encoding fixed-length signaling information and zero padding method using same

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102048515B1 (ko) * 2013-07-02 2019-11-25 주식회사 아리스케일 Ｌｄｐｃ 부호화, 복호화 방법 및 그 방법을 이용하는 장치
US20150082118A1 (en) * 2013-09-18 2015-03-19 Samsung Electronics Co., Ltd. Transmitting apparatus and puncturing method thereof
CN106464421B (zh) 2014-04-30 2019-10-18 华为技术有限公司 一种数据发送方法和装置
CN111669253B (zh) * 2015-02-13 2023-11-03 三星电子株式会社 发送器及其附加奇偶校验产生方法
KR101776267B1 (ko) * 2015-02-24 2017-09-07 삼성전자주식회사 송신 장치 및 그의 리피티션 방법
KR102426771B1 (ko) * 2015-02-25 2022-07-29 삼성전자주식회사 송신 장치 및 그의 부가 패리티 생성 방법
KR102426380B1 (ko) * 2015-02-25 2022-07-29 삼성전자주식회사 송신 장치 및 그의 부가 패리티 생성 방법
CA3058419C (fr) 2015-02-25 2022-05-10 Samsung Electronics Co., Ltd. Emetteur et procede pour generer une parite additionnelle pour celui-ci
WO2016140509A1 (fr) * 2015-03-02 2016-09-09 Samsung Electronics Co., Ltd. Émetteur et son procédé de raccourcissement
WO2016140512A1 (fr) * 2015-03-02 2016-09-09 Samsung Electronics Co., Ltd. Émetteur et son procédé de perforation
US10340952B2 (en) * 2015-03-02 2019-07-02 Samsung Electronics Co., Ltd. Transmitter and shortening method thereof
KR102326036B1 (ko) 2015-03-02 2021-11-12 삼성전자주식회사 송신 장치 및 그의 쇼트닝 방법
KR102325951B1 (ko) * 2015-03-02 2021-11-12 삼성전자주식회사 송신 장치 및 그의 쇼트닝 방법
US10595302B2 (en) 2015-03-15 2020-03-17 Qualcomm Incorporated Subframe structure with embedded control signaling
US11051208B2 (en) * 2016-08-25 2021-06-29 Huawei Technologies Co., Ltd. Co-existence of low latency and latency tolerant downlink communication
US11071136B2 (en) 2016-08-25 2021-07-20 Huawei Technologies Co., Ltd. System and method for multiplexing traffic
US11252717B2 (en) 2016-09-02 2022-02-15 Huawei Technologies Co., Ltd. Co-existence of latency tolerant and low latency communications
CN110383698B (zh) * 2016-12-28 2022-02-11 华为技术有限公司 数据访问方法及闪存设备
US20220029637A1 (en) * 2018-07-27 2022-01-27 Lg Electronics Inc. Method for encoding and decoding ldpc code and communication apparatus therefor
KR102163876B1 (ko) * 2019-11-19 2020-10-12 주식회사 아리스케일 Ｌｄｐｃ 부호화, 복호화 방법 및 그 방법을 이용하는 장치
US11316720B2 (en) 2020-01-13 2022-04-26 Samsung Electronics Co., Ltd. Apparatus and method for signaling of zero padding bins in fronthaul interface
CN113395132A (zh) * 2020-03-13 2021-09-14 华为技术有限公司 Ldpc码的速率匹配的方法和通信装置
CN113472362A (zh) * 2020-03-31 2021-10-01 华为技术有限公司 用于数据通信的编码方法及装置

Family Cites Families (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7702986B2 (en) * 2002-11-18 2010-04-20 Qualcomm Incorporated Rate-compatible LDPC codes
KR100809619B1 (ko) * 2003-08-26 2008-03-05 삼성전자주식회사 이동 통신 시스템에서 블록 저밀도 패러티 검사 부호부호화/복호 장치 및 방법
KR100922956B1 (ko) * 2003-10-14 2009-10-22 삼성전자주식회사 저밀도 패리티 검사 코드의 부호화 방법
US7376883B2 (en) * 2003-10-27 2008-05-20 The Directv Group, Inc. Method and system for providing long and short block length low density parity check (LDPC) codes
WO2006020934A2 (fr) * 2004-08-13 2006-02-23 Conexant Systems, Inc. Systemes et procedes permettant de reduire le temps d'attente dans un systeme de transmission numerique
KR20060016059A (ko) * 2004-08-16 2006-02-21 삼성전자주식회사 가변 블록 길이를 가지는 블록 저밀도 패리티 검사 부호부호화/복호 장치 및 방법
WO2006039801A1 (fr) 2004-10-12 2006-04-20 Nortel Networks Limited Systeme et procede de codage de donnees a controle de parite faible densite
KR100640399B1 (ko) * 2004-10-27 2006-10-30 삼성전자주식회사 저밀도 패리티 검사 채널 부호의 천공 방법
US7900127B2 (en) * 2005-01-10 2011-03-01 Broadcom Corporation LDPC (Low Density Parity Check) codes with corresponding parity check matrices selectively constructed with CSI (Cyclic Shifted Identity) and null sub-matrices
US7661037B2 (en) * 2005-10-27 2010-02-09 Samsung Electronics Co., Ltd. LDPC concatenation rules for IEEE 802.11n systems
KR100966043B1 (ko) * 2005-10-31 2010-06-25 삼성전자주식회사 저밀도 패리티 검사 부호를 사용하는 통신 시스템에서 신호 송수신 장치 및 방법
ITTO20060668A1 (it) * 2006-09-19 2008-03-20 Rai Radiotelevisione Italiana Spa Metodo per riprodurre una sequenza audio e/o video, dispositivo di riproduzione ed apparecchio riproduttore che lo utilizzano
KR101253184B1 (ko) 2007-03-14 2013-04-10 엘지전자 주식회사 모델 행렬을 이용하여 ｌｄｐｃ 부호화를 수행한 데이터를천공하는 방법
US8171383B2 (en) * 2007-04-13 2012-05-01 Broadcom Corporation Method and system for data-rate control by randomized bit-puncturing in communication systems
KR101502623B1 (ko) 2008-02-11 2015-03-16 삼성전자주식회사 저밀도 패리티 검사 부호를 사용하는 통신 시스템에서 채널부호/복호 방법 및 장치
PL2093887T3 (pl) * 2008-02-18 2014-01-31 Samsung Electronics Co Ltd Urządzenie do kodowania i dekodowania kanału w systemie komunikacyjnym z wykorzystaniem kodów kontroli bitów parzystości o niskiej gęstości
KR101503059B1 (ko) * 2008-02-26 2015-03-19 삼성전자주식회사 저밀도 패리티 검사 부호를 사용하는 통신 시스템에서 채널 부호/복호 방법 및 장치
KR101503058B1 (ko) * 2008-02-26 2015-03-18 삼성전자주식회사 저밀도 패리티 검사 부호를 사용하는 통신 시스템에서의 채널 부호화/복호화 방법 및 장치
US8630309B2 (en) * 2008-09-10 2014-01-14 Electronics And Telecommunications Research Institute Frame generation apparatus and method of protecting protocol header information over wideband high frequency wireless system
US8255760B2 (en) * 2008-11-05 2012-08-28 Broadcom Corporation Header encoding for single carrier (SC) and/or orthogonal frequency division multiplexing (OFDM) using shortening, puncturing, and/or repetition
US8644406B2 (en) * 2009-01-09 2014-02-04 Lg Electronics Inc. Apparatus for transmitting and receiving a signal and method of transmitting and receiving a signal
CN102100067B (zh) * 2009-02-13 2013-04-24 Lg电子株式会社 用于发送和接收信号的装置以及用于发送和接收信号的方法
US9350490B2 (en) * 2009-02-18 2016-05-24 Lg Electronics Inc. Apparatus for transmitting and receiving a signal and method of transmitting and receiving a signal
TWI427936B (zh) * 2009-05-29 2014-02-21 Sony Corp 接收設備，接收方法，程式，及接收系統
KR20110055410A (ko) * 2009-11-18 2011-05-25 삼성전자주식회사 통신 시스템에서 데이터 송수신 방법 및 장치
EP2510623B1 (fr) * 2009-12-07 2021-01-27 Samsung Electronics Co., Ltd. Procédé et appareil de codage et décodage de canal dans un système de communication utilisant un code de contrôle de parité à faible densité
KR101193662B1 (ko) 2010-01-26 2012-10-22 주식회사 엘지실트론 단열 부재 및 이를 포함하는 실리콘 단결정 잉곳 제조 장치
KR20130001098A (ko) 2011-06-24 2013-01-03 삼성전자주식회사 통신/방송 시스템에서 데이터 송수신 장치 및 방법

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP3182601A4 (fr) * 2014-12-30 2017-11-22 Huawei Technologies Co. Ltd. Procédé et système de traitement de données basés sur un ldpc quasi-cyclique
US10355711B2 (en) 2014-12-30 2019-07-16 Huawei Technologies Co., Ltd. Data processing method and system based on quasi-cyclic LDPC
US10298260B2 (en) 2015-02-27 2019-05-21 Electronics And Telecommunications Research Institute Zero padding apparatus for encoding variable-length signaling information and zero padding method using same
US10812105B2 (en) 2015-02-27 2020-10-20 Electronics And Telecommunications Research Institute Zero padding apparatus for encoding variable-length signaling information and zero padding method using same
US10992316B2 (en) 2015-02-27 2021-04-27 Electronics And Telecommunications Research Institute Zero padding apparatus for encoding fixed-length signaling information and zero padding method using same
US11309913B2 (en) 2015-02-27 2022-04-19 Electronics And Telecommunications Research Institute Zero padding apparatus for encoding variable-length signaling information and zero padding method using same
US11463106B2 (en) 2015-02-27 2022-10-04 Electronics And Telecommunications Research Institute Zero padding apparatus for encoding fixed-length signaling information and zero padding method using same
US11700016B2 (en) 2015-02-27 2023-07-11 Electronics And Telecommunications Research Institute Zero padding apparatus for encoding variable-length signaling information and zero padding method using same
US11736123B2 (en) 2015-02-27 2023-08-22 Electronics And Telecommunications Research Institute Zero padding apparatus for encoding fixed-length signaling information and zero padding method using same

Also Published As

Publication number Publication date
CN103988439A (zh) 2014-08-13
IN2014KN01000A (fr) 2015-10-09
JP2014528669A (ja) 2014-10-27
AU2012321618B9 (en) 2017-03-09
RU2014118745A (ru) 2015-11-20
US9231734B2 (en) 2016-01-05
KR101791477B1 (ko) 2017-10-30
KR20130038782A (ko) 2013-04-18
AU2012321618A8 (en) 2014-10-23
US20140258815A1 (en) 2014-09-11
AU2012321618A1 (en) 2014-05-15
RU2598318C2 (ru) 2016-09-20
WO2013055046A2 (fr) 2013-04-18
CN103988439B (zh) 2017-11-03
JP5996659B2 (ja) 2016-09-21
EP2768146B1 (fr) 2020-04-08
WO2013055046A3 (fr) 2013-06-13
AU2012321618B2 (en) 2016-11-03
EP2768146A4 (fr) 2015-11-25

Similar Documents

Publication Publication Date Title
EP2768146B1 (fr) Appareil et procédé d'envoi et de réception de données dans un système de communication/diffusion
US11616514B2 (en) Method and apparatus for channel encoding and decoding in a communication system using a low-density parity check code
EP2477335B1 (fr) Appareil et procédé de transmission et de réception de données dans un système de communication/diffusion
EP2068449B1 (fr) Raccourcissement et poinçonnage de codes du type LDPC pour le codage/décodage canal
KR100984289B1 (ko) 통신 시스템에서 가변 부호화율을 지원하는 신호 송수신장치 및 방법
KR101723258B1 (ko) 통신 시스템에서 데이터 송수신 방법 및 장치
EP2579467A1 (fr) Procédé et appareil de codage et de décodage de canal dans un système de communication utilisant des codes LDPC (low-density parity-check)
US8880976B2 (en) Method and apparatus for encoding LBA information into the parity of a LDPC system
US9379847B2 (en) Method and apparatus for transmitting and receiving in a communication/broadcasting system
KR20130001098A (ko) 통신/방송 시스템에서 데이터 송수신 장치 및 방법

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20140509

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

DAX Request for extension of the european patent (deleted)
RIC1 Information provided on ipc code assigned before grant

Ipc: H03M 13/11 20060101ALI20150610BHEP

Ipc: H03M 13/29 20060101AFI20150610BHEP

Ipc: H04L 1/00 20060101ALI20150610BHEP

Ipc: H03M 13/15 20060101ALI20150610BHEP

A4 Supplementary search report drawn up and despatched

Effective date: 20151026

RIC1 Information provided on ipc code assigned before grant

Ipc: H04L 1/00 20060101ALI20151020BHEP

Ipc: H03M 13/29 20060101AFI20151020BHEP

Ipc: H03M 13/11 20060101ALI20151020BHEP

Ipc: H03M 13/15 20060101ALI20151020BHEP

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: EXAMINATION IS IN PROGRESS

17Q First examination report despatched

Effective date: 20190208

REG Reference to a national code

Ref country code: DE

Ref legal event code: R079

Ref document number: 602012069186

Country of ref document: DE

Free format text: PREVIOUS MAIN CLASS: H03M0013110000

Ipc: H03M0013290000

RIC1 Information provided on ipc code assigned before grant

Ipc: H03M 13/15 20060101ALI20191002BHEP

Ipc: H03M 13/29 20060101AFI20191002BHEP

Ipc: H03M 13/00 20060101ALI20191002BHEP

Ipc: H04L 1/00 20060101ALI20191002BHEP

Ipc: H03M 13/11 20060101ALI20191002BHEP

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

INTG Intention to grant announced

Effective date: 20191127

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 1255747

Country of ref document: AT

Kind code of ref document: T

Effective date: 20200415

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602012069186

Country of ref document: DE

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: NL

Ref legal event code: FP

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200408

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200709

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200408

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200817

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200408

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200808

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200708

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 1255747

Country of ref document: AT

Kind code of ref document: T

Effective date: 20200408

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200408

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200708

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200408

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200408

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200408

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602012069186

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200408

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200408

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200408

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200408

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200408

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200408

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200408

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200408

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200408

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200408

26N No opposition filed

Effective date: 20210112

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200408

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20200920

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200408

REG Reference to a national code

Ref country code: BE

Ref legal event code: MM

Effective date: 20200930

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200920

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200920

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200920

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200930

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200930

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200930

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200408

Ref country code: MT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200408

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200408

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200408

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 20230823

Year of fee payment: 12

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20230821

Year of fee payment: 12

Ref country code: DE

Payment date: 20230822

Year of fee payment: 12