EP2713386B1 - Process for manufacturing semiconductor devices, such as super-barrier sbr rectifiers - Google Patents
Process for manufacturing semiconductor devices, such as super-barrier sbr rectifiers Download PDFInfo
- Publication number
- EP2713386B1 EP2713386B1 EP13186557.8A EP13186557A EP2713386B1 EP 2713386 B1 EP2713386 B1 EP 2713386B1 EP 13186557 A EP13186557 A EP 13186557A EP 2713386 B1 EP2713386 B1 EP 2713386B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- mask
- region
- process according
- regions
- complementary
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Not-in-force
Links
- 238000000034 method Methods 0.000 title claims description 43
- 230000008569 process Effects 0.000 title claims description 33
- 239000004065 semiconductor Substances 0.000 title claims description 17
- 238000004519 manufacturing process Methods 0.000 title claims description 13
- 239000000523 sample Substances 0.000 claims description 62
- 230000000295 complement effect Effects 0.000 claims description 27
- 239000002019 doping agent Substances 0.000 claims description 21
- 241000894007 species Species 0.000 claims description 20
- 239000000463 material Substances 0.000 claims description 15
- 241000478345 Afer Species 0.000 claims description 13
- 229910052751 metal Inorganic materials 0.000 claims description 11
- 239000002184 metal Substances 0.000 claims description 11
- 229920002120 photoresistant polymer Polymers 0.000 claims description 11
- 230000000873 masking effect Effects 0.000 claims description 10
- 125000006850 spacer group Chemical group 0.000 claims description 8
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 3
- 229920005591 polysilicon Polymers 0.000 claims description 3
- 238000000151 deposition Methods 0.000 claims description 2
- 239000011810 insulating material Substances 0.000 claims 1
- 239000000758 substrate Substances 0.000 description 17
- 238000002513 implantation Methods 0.000 description 16
- 239000007943 implant Substances 0.000 description 15
- 230000015572 biosynthetic process Effects 0.000 description 7
- 239000000945 filler Substances 0.000 description 6
- 150000004767 nitrides Chemical class 0.000 description 6
- 229910021332 silicide Inorganic materials 0.000 description 5
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 5
- 238000005530 etching Methods 0.000 description 4
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 3
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 3
- 229910052796 boron Inorganic materials 0.000 description 3
- 238000011161 development Methods 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 230000002093 peripheral effect Effects 0.000 description 3
- 229910002601 GaN Inorganic materials 0.000 description 2
- 230000003213 activating effect Effects 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- 238000001994 activation Methods 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 238000004132 cross linking Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 230000008030 elimination Effects 0.000 description 1
- 238000003379 elimination reaction Methods 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 238000005304 joining Methods 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000011368 organic material Substances 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 238000011084 recovery Methods 0.000 description 1
- 230000002040 relaxant effect Effects 0.000 description 1
- 238000007650 screen-printing Methods 0.000 description 1
- 229920003048 styrene butadiene rubber Polymers 0.000 description 1
- 238000007725 thermal activation Methods 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66492—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a pocket or a lightly doped drain selectively formed at the side of the gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/266—Bombardment with radiation with high-energy radiation producing ion implantation using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66083—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
- H01L29/6609—Diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26586—Bombardment with radiation with high-energy radiation producing ion implantation characterised by the angle between the ion beam and the crystal planes or the main crystal surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
- H01L29/0852—Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
- H01L29/0873—Drain regions
- H01L29/0878—Impurity concentration or distribution
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41766—Source or drain electrodes for field effect devices with at least part of the source or drain electrode having contact below the semiconductor surface, e.g. the source or drain electrode formed at least partially in a groove or with inclusions of conductor inside the semiconductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
Definitions
- the present invention relates to a process for manufacturing semiconductor devices, such as super-barrier rectifiers.
- Power semiconductor rectifiers are known for example from the document US2003/0222290 .
- the channel implant has lateral dimensions and corresponding tolerances that are very critical.
- Figure 1 shows a cell 2 belonging to an AFER diode 1, generally comprising a plurality of cells 2, adjacent to each other and formed by strip-like shaped regions extending perpendicularly to the drawing plane.
- the AFER diode 1 is formed in a substrate 3 of semiconductor material of an N- type, which forms a first drain region.
- a second drain region of an N+ type may extend underneath the substrate 3, and a drain metallization (not shown either) may extend underneath the second drain region.
- Each cell 2 comprises a well region 4, of a P type; source regions 16, of an N+ type; and a probe region 5, of an N type, facing a surface 6 of the substrate 3.
- a gate oxide layer 11 extends over the surface 6, and a gate region 12 extends over the gate oxide layer 11.
- the gate oxide layer 11 and the gate region 12 have, in each cell 2, an opening 13, and a portion 14a of a conductive (metal) region 14 arranged on top of the gate region 12 extends in the opening 13.
- the portion 14a of the metal region 14 extends also partially within the substrate 3 and is here adjacent to the source regions 16 and to the well region 4.
- the source regions 16 extend on the two sides of, and directly adjacent to, the portion 14a of the metal region 14.
- the well region 4 comprises a deep portion 9, which is more doped, extending underneath the portion 14a of the metal region 14, and two surface portions (forming channel regions 10), which face the surface 6 and are each arranged on a side of a respective source region 16.
- the channel regions 10 are each adjacent to a respective probe region 5 (one belonging to the cell 2 itself, the other to the adjacent cell 2).
- the probe region 5 is deeper than the channel regions 10, but is arranged closer to the surface than the deep portion 9 of the well region 4.
- the portion 14a of the metal region 14 directly contacts and electrically connects together the gate region 12, the source regions 16, and the deep portion 9 of the well region 4.
- a silicide layer 15, for example of titanium, may extend underneath the metal region 14, over the gate region 12 and on the sides of the opening 13.
- the AFER diode 1 is obtained as shown in Figures 2-9 .
- the active area is prepared: the gate oxide layer 11 and the gate region 12, here of polysilicon, are formed on the substrate 3.
- a poly mask 20, of resist is formed on the gate region 12 and has a window 21 where the opening 13 is to be formed.
- the exposed portion of the gate region 12 is removed to obtain the window 13, and, in the substrate 3, an implantation of dopant species of a P type, for example a boron implantation, is carried out so as to form a pre-well region 17.
- a P type for example a boron implantation
- a tilted implantation is carried out with dopant species of an N++ type, for example As, so as to form an enriched layer 22, which, thanks to the tilted implantation, extends, with its peripheral portions, underneath the gate region 12.
- dopant species of an N++ type for example As
- an implantation of dopant species of a P type is carried out inside the pre-well region 17, to form a thin layer 23 of a P type, more doped than the pre-well region 17 and not shown for simplicity in the subsequent figures.
- a P type e.g., BF 2
- a channel mask 24 of resist is formed.
- the channel mask 24 has a window 25 that is ideally centred with respect to the window 21 of the poly mask 20 (and thus to the opening 13), but is wider, so as to expose, in addition to the microtrench 18 and the opening 13, also the top surface of the two portions of the gate region 12, laterally to the opening 13.
- dopant species of a P type are implanted to provide the channel regions 10 in the substrate 3, laterally to the opening 13, and an enriched area 26 within the pre-well region 17.
- the channel implant has a lower dose than the well implant (typically the difference is of two orders of magnitude, 10 12 for the channel implant and 10 14 for the well implant), the channel implant does not modify the concentration of the pre-well region 17. Consequently, the enriched area 26 is no longer shown in the subsequent figures.
- the width of the channel regions 10 should be the same; however, on account of the inevitable misalignments between the poly mask 20 and the channel mask 24, in practice they have a different length.
- Probe mask 27 is ideally complementary to the channel mask 24 and covers the gate region 11 on top of the pre-well region 17 and the channel regions 10. Dopant species of an N type are then implanted to form the probe regions 5 laterally to each channel region 10. Ideally, the probe regions 5 is immediately adjacent to the channel regions 10, even though they may extend to a greater depth, but the misalignment between the channel mask 24 and the probe mask 27 may cause a spacing between one channel region 10 and the adjacent probe region 5, on one side, and an overlapping between the two regions 10, 5, on the opposite side.
- the silicide layer 15 ( Figure 9 ) and then the metal region 14 ( Figure 10 ) are formed.
- the structure of Figure 1 is obtained, wherein the deep portion 9 of the well region 4 has a non-uniform doping, and the well region 4 embeds the channel regions 10.
- AFER diodes of this type the lateral dimensions are very small and critical so that alignment errors referred to above may considerably affect the operation of the diode and require compromises for relaxing design rules and tolerances.
- the probe region 5 and the opening 13 may have a width of approximately 350 nm, and the distance between the opening 13 and the adjacent side edge of the probe region 5 may be approximately 250 nm, so as to ensure a channel length of approximately 100 nm, with a lateral dimension of the source region 16 of approximately 150 nm.
- the length of channel (width of the channel region 10, between the source region 16 and the probe region 5) may be 100 nm.
- criticality derives from the fact that the channel implant (using the channel mask 24) and the probe implant (using the probe mask 27) are aligned, with two different photo-techniques, to the contact previously opened in the gate region 12 (opening 13 obtained using poly mask 20), on the basis of the precision degree required of the channel and probe photo-techniques.
- the aim of the present invention is to provide a process intended to overcome the drawbacks of the prior art.
- the three photo-techniques (corresponding to the poly mask 20, the channel mask 24, and the probe mask 27), are replaced by a single photo-technique, namely, the probe one.
- the subsequent processes enable opening of complementary and self-aligned regions for the channel implant and opening of the self-aligned contact on polysilicon.
- the present process for manufacturing an AFER diode is based upon: forming a first mask on a gate layer; implanting a probe region in the substrate using the first mask; forming a second mask laterally and complementary to the first mask, at least in a projection in a plane parallel to the surface of the body; implanting a channel region, in a complementary position to the probe region, using the second mask; forming spacers on the sides of the second mask; and removing portions of the semiconductor layer to obtain a gate region.
- the first mask has a first window that is filled with filling material to form a complementary mask; after providing the complementary mask, the first mask is removed and the second mask is formed so as to comprise the complementary mask or be arranged thereon, congruent therewith.
- FIGS 11-21 show an embodiment of the present process.
- edge regions (not shown), in a per se known manner.
- the active area is prepared: on a substrate 30, also here of an N type, a gate oxide layer 31, a gate layer 32, and an insulating layer 33, e.g. an oxide layer, such as a TEOS (tetraethyl orthosilicate) layer, are formed.
- a TEOS tetraethyl orthosilicate
- a resist probe mask 34 is formed, which has windows 35 where the probe regions are to be formed.
- a probe implantation is carried out, here of dopant species of an N type, for example arsenic.
- the implantation is performed according to parameters, in particular energy, studied so as to enable the dopant ion species to traverse the insulating layer 33, the gate layer 32, and the gate oxide layer 31, and causes probe regions 37 to be formed ( Figure 13 ).
- the windows 35 of the probe mask 34 are filled with a filling material (filler regions 39) of material compatible with, and having a high selectivity with respect to, the photoresist of the probe mask 34.
- the filler regions 39 may be spin-on glass, polyimide, organic material, screen-printing paste, and the like.
- a complementary mask 58 is thus obtained, on the insulating layer 33, formed by filler strips 39 and complementary to the probe mask 34.
- the insulating layer 33 is etched, for example by a dry etch, leaving insulating portions 33a.
- the filler regions 39 and the insulating portions 33a form a channel mask 38.
- a channel P type implantation is performed, for example a boron implantation ( Figure 15 ). In this way, underneath the areas where the probe mask 34 was previously present, channel regions 40 are formed, which are arranged on the sides of the probe regions 37.
- the filler regions 39 are removed (complementary mask 58), to obtain the structure of Figure 16 , where the probe regions 37 and the channel regions 40 are arranged in an alternating way in the substrate 30, and the insulating regions 33a extend on the surface 41 of the substrate 30, exactly overlying the probe regions 37 and staggered with respect to the channel regions 40.
- a spacing layer is deposited, for example an oxide layer such as TEOS, which coats the insulating regions 33a at the top and laterally; followed by an anisotropic etch so as to form spacers 44 on the lateral surfaces of the insulating regions 33a, in a known manner.
- the insulating regions 33a and the spacers 44 thus form a contact mask 47 having windows 43 where openings are to be formed for the contacts.
- the contact mask 47 is thus self-aligned to the probe and channel implants and is formed by strips extending perpendicular to the drawing plane and centred with respect to the probe regions 37.
- the gate layer 32 is first etched (to form gate regions 32a) and then a well implantation of a P type is performed. Well regions 48 are thus formed in the substrate 30, partially overlying the channel regions 40.
- a tilted implant with dopant species of an N+ type, for example As is carried out so as to form enriched regions 49 that extend each, with their own peripheral portions, underneath gate regions 32a.
- the gate oxide layer 31 and the substrate 30 are etched and removed underneath the windows of the contact mask 47 to form microtrenches 51, arranged aligned to, and as a continuation of, the contact openings 46. In this way, also part of the enriched regions 49 is removed to form, underneath the gate regions 32a, source regions 50 of an N+ type.
- a silicide layer 53 is deposited, similar to the silicide layer 15 of Figure 1 , as well as a contact region 54, for example of metal and similar to the metal region 14 of Figure 1 .
- the contact mask 47 may be kept, even though its removal enables a larger surface of the gate regions 32a to be obtained to may be contacted by the contact region 54.
- the photo-technique used for forming the probe mask 34 also determines the shape and arrangement of the subsequent channel mask 38 and contact mask 47, which are thus self-aligned to the probe mask 34, thereby eliminating any criticality existing with the prior art and reducing the costs, thanks to the reduction of the photo-techniques for forming the photoresist masks in the prior-art process.
- FIGS 22-27 show a different embodiment of the present process, wherein same parts of the process of Figures 11-21 have been designated by the same reference numbers.
- the same steps described with reference to Figure 11 are carried out, including: forming edge regions (not shown); and forming the gate oxide layer 31, the gate layer 32, and the insulating layer 33.
- the photo-technique is used to form the probe mask 34, but in this case, prior to performing the probe implantation, the insulating layer 33 is etched, e.g. by dry etch, leaving the insulating portions 33a.
- the probe implant ( Figure 22 ) is then carried out, here only through the gate layer 32 (and the thin gate oxide layer 31) so that the implantation energy is less than the energy necessary in the step of Figure 12 , and leads to formation of the probe regions 37 ( Figure 23 ).
- the probe mask 34 is removed, and a filling layer is deposited and fills the openings or windows 35 between the insulating portions 33a.
- the material of the filling layer has high selectivity in regard to the material of the insulating portions 33a.
- a nitride layer is deposited, the thickness whereof is such as to completely fill the cavities, and thus depends, i.a., upon the width of the openings 35.
- CMP Chemical-Mechanical Polishing
- the insulating portions 33a are removed via wet etching. Since the selectivity of the etch may be very high, virtually infinite, the nitride regions 60 are not affected by this etch and define a channel mask 61 complementary to the probe mask 34. Then, using the channel mask 61, the channel implant of a P type is made, for example a boron implant, to form the channel regions 40, also here arranged alongside and alternate with the probe regions 37 ( Figure 25 ).
- a P type for example a boron implant
- the spacing layer is then deposited, here designated by 63 ( Figure 25 ).
- the spacing layer 63 is anisotropically etched and leads to formation of spacers 64 on the lateral surfaces of the nitride regions 60 ( Figure 26 ).
- the nitride regions 60 and the spacers 64 thus form a contact mask 67, used for carrying out the well implant, of a P type.
- Well regions 48 are thus formed in the substrate 30, also here partly overlying the channel regions 40.
- the gate layer 32, the gate region 32, the gate oxide layer 31, and the substrate 30 are etched and removed where exposed by the contact mask 47, to form N+ type gate regions 32a and source regions 50.
- the silicide layer 53 and the contact region 54 are deposited to obtain the structure of Figure 28 .
- the probe mask 61 forms the mask complementary to the probe mask 34 and is arranged laterally and complementarily to the probe mask 34, in a projection on a plane parallel to the surface of the body.
- the complementary mask may be obtained using a negative photoresist.
- the windows 35 of the probe mask 34 are filled with the filling material, here designated by 70 ( Figure 29 ), by deposition and etch-back until the resist of the probe mask 34 is exposed.
- the filling material 70 is resist of a complementary type to the probe mask 34.
- the filling material 70 is of negative resist, sensitive to the same wavelength as the positive resist.
- the structure is completely (blank) photoexposed, without the use of any coating or mask, thus causing development both of the positive-resist regions 34 (previously covered, during formation of the probe mask 34 and thus not previously developed, and now rendered soluble by being developed) and of the negative-resist regions 70 (which undergo cross-linking and thus become insoluble during development), as indicated schematically in the figure by the arrow 71.
- the process then proceeds in the way described with reference to Figures 15-21 , including: etching the insulating layer 33, channel implanting, and forming the channel regions 37; removing the channel mask (including the portions 70); forming the spacers 44; etching the gate layer 32, with formation of the gate regions 32a; well implanting, with formation of the well regions 48; source tilted implanting, with formation of the enriched regions 49; etching the substrate 30, with formation of the microtrenches 51 and the source regions 50; and forming the contact region 54.
- the depth of the source regions 50, after implantation, may vary with respect to what is illustrated, but, with the subsequent thermal budgets for dopant activation, the deep part of the P-well region 48 diffuses isotropically, joining without interruptions with the channel region.
- the manufacturing process described above thus solves the problem of the required precision and of the associated costs for alignment of the probe, channel, and source regions, since the corresponding masks are obtained complementarily to and/or deriving from the first mask (here, the channel mask).
- the process is particularly advantageous, not only because it does not involve the use of the costly solutions that are currently necessary, but also on account of its simplicity and reduction in the number of photo-technique steps.
- the described process becomes particularly important to enable scaling of the technology to obtain cells of smaller dimensions.
- the same approach may be used for manufacturing semiconductor devices based upon the use of gallium nitride, in particular forming the gate region.
- the process enables evaporation of the metal on the gate region without performing etching thereof, thus preventing damage to the GaN surface because of the plasma.
Description
- The present invention relates to a process for manufacturing semiconductor devices, such as super-barrier rectifiers.
- Power semiconductor rectifiers are known for example from the document
US2003/0222290 . - As is known, the recent family of SBRs, namely, adjustable field-effect rectifiers (AFERs, see for example
US 2009/0078962 ) envisages the use of regions typical of MOSFET transistors and the addition of a so-called "pocket" or "probe" region so as to reduce the negative resistance and at the same time have a high recovery speed, even at high frequency, and in this way reduce the problems of electromagnetic interference. - With this device, it is important for the distance between the channel and the "pocket" or "probe" to be as small as possible, but for the two regions not to overlap. Consequently, the channel implant has lateral dimensions and corresponding tolerances that are very critical.
- Since in this technology the channel is lithographically defined, the performances of the device are limited by the very accuracy of the lithographic process.
- By virtue of the probe implantation being made subsequently and in regions complementary to the channel regions, alignment errors occurring in the various masking levels add together, jeopardizing the final result or, at the very least, reducing the performances of the finished device.
- On the other hand, the current trend to miniaturization requires, at least in certain applications, an increase in the circuit density so that it becomes important to reduce both the spacing and the superposition between the adjacent regions.
- For a better understanding of the problem referred to above, reference may be made to
Figures 1-10 , which show an AFER diode developed by the present applicant. -
Figure 1 shows acell 2 belonging to an AFER diode 1, generally comprising a plurality ofcells 2, adjacent to each other and formed by strip-like shaped regions extending perpendicularly to the drawing plane. The AFER diode 1 is formed in asubstrate 3 of semiconductor material of an N- type, which forms a first drain region. A second drain region of an N+ type (not shown) may extend underneath thesubstrate 3, and a drain metallization (not shown either) may extend underneath the second drain region. - Each
cell 2 comprises awell region 4, of a P type;source regions 16, of an N+ type; and aprobe region 5, of an N type, facing asurface 6 of thesubstrate 3. - A
gate oxide layer 11 extends over thesurface 6, and agate region 12 extends over thegate oxide layer 11. Thegate oxide layer 11 and thegate region 12 have, in eachcell 2, anopening 13, and aportion 14a of a conductive (metal)region 14 arranged on top of thegate region 12 extends in theopening 13. Theportion 14a of themetal region 14 extends also partially within thesubstrate 3 and is here adjacent to thesource regions 16 and to thewell region 4. - In detail, the
source regions 16 extend on the two sides of, and directly adjacent to, theportion 14a of themetal region 14. Thewell region 4 comprises adeep portion 9, which is more doped, extending underneath theportion 14a of themetal region 14, and two surface portions (forming channel regions 10), which face thesurface 6 and are each arranged on a side of arespective source region 16. Thechannel regions 10 are each adjacent to a respective probe region 5 (one belonging to thecell 2 itself, the other to the adjacent cell 2). Theprobe region 5 is deeper than thechannel regions 10, but is arranged closer to the surface than thedeep portion 9 of thewell region 4. - In practice, the
portion 14a of themetal region 14 directly contacts and electrically connects together thegate region 12, thesource regions 16, and thedeep portion 9 of thewell region 4. Asilicide layer 15, for example of titanium, may extend underneath themetal region 14, over thegate region 12 and on the sides of theopening 13. - The AFER diode 1 is obtained as shown in
Figures 2-9 . - Initially (
Figure 2 ), the active area is prepared: thegate oxide layer 11 and thegate region 12, here of polysilicon, are formed on thesubstrate 3. - Then (
Figure 3 ), apoly mask 20, of resist, is formed on thegate region 12 and has awindow 21 where theopening 13 is to be formed. Using thepoly mask 20, the exposed portion of thegate region 12 is removed to obtain thewindow 13, and, in thesubstrate 3, an implantation of dopant species of a P type, for example a boron implantation, is carried out so as to form apre-well region 17. - Next (
Figure 4 ), using thesame poly mask 20, a tilted implantation is carried out with dopant species of an N++ type, for example As, so as to form an enrichedlayer 22, which, thanks to the tilted implantation, extends, with its peripheral portions, underneath thegate region 12. - Then (
Figure 5 ), thegate oxide layer 11 and thesubstrate 3 are etched and removed in the area underneath the window 21 (and thus the opening 13) to form amicrotrench 18. In this way, also part of the enrichedlayer 22 is removed, but underneath thegate region 11, the peripheral portions thereof remain, to form thesource regions 16. - Next (
Figure 6 , an implantation of dopant species of a P type (e.g., BF2) is carried out inside thepre-well region 17, to form athin layer 23 of a P type, more doped than thepre-well region 17 and not shown for simplicity in the subsequent figures. - After removal of the poly mask 20 (
Figure 7 ), achannel mask 24 of resist is formed. Thechannel mask 24 has awindow 25 that is ideally centred with respect to thewindow 21 of the poly mask 20 (and thus to the opening 13), but is wider, so as to expose, in addition to themicrotrench 18 and theopening 13, also the top surface of the two portions of thegate region 12, laterally to theopening 13. Then, dopant species of a P type are implanted to provide thechannel regions 10 in thesubstrate 3, laterally to the opening 13, and an enrichedarea 26 within thepre-well region 17. However, since the channel implant has a lower dose than the well implant (typically the difference is of two orders of magnitude, 1012 for the channel implant and 1014 for the well implant), the channel implant does not modify the concentration of thepre-well region 17. Consequently, theenriched area 26 is no longer shown in the subsequent figures. Ideally, the width of thechannel regions 10 should be the same; however, on account of the inevitable misalignments between thepoly mask 20 and thechannel mask 24, in practice they have a different length. - After removing the
channel mask 24, aprobe mask 27 is formed (Figure 8 ).Probe mask 27 is ideally complementary to thechannel mask 24 and covers thegate region 11 on top of thepre-well region 17 and thechannel regions 10. Dopant species of an N type are then implanted to form theprobe regions 5 laterally to eachchannel region 10. Ideally, theprobe regions 5 is immediately adjacent to thechannel regions 10, even though they may extend to a greater depth, but the misalignment between thechannel mask 24 and theprobe mask 27 may cause a spacing between onechannel region 10 and theadjacent probe region 5, on one side, and an overlapping between the tworegions - After removing the
probe mask 27, the silicide layer 15 (Figure 9 ) and then the metal region 14 (Figure 10 ) are formed. - After the thermal steps for activating the dopant species, the structure of
Figure 1 is obtained, wherein thedeep portion 9 of thewell region 4 has a non-uniform doping, and thewell region 4 embeds thechannel regions 10. - In AFER diodes of this type, the lateral dimensions are very small and critical so that alignment errors referred to above may considerably affect the operation of the diode and require compromises for relaxing design rules and tolerances.
- For example, in devices produced by the present applicant, the
probe region 5 and theopening 13 may have a width of approximately 350 nm, and the distance between theopening 13 and the adjacent side edge of theprobe region 5 may be approximately 250 nm, so as to ensure a channel length of approximately 100 nm, with a lateral dimension of thesource region 16 of approximately 150 nm. The length of channel (width of thechannel region 10, between thesource region 16 and the probe region 5) may be 100 nm. - As indicated above, with the described manufacturing technique, criticality derives from the fact that the channel implant (using the channel mask 24) and the probe implant (using the probe mask 27) are aligned, with two different photo-techniques, to the contact previously opened in the gate region 12 (opening 13 obtained using poly mask 20), on the basis of the precision degree required of the channel and probe photo-techniques.
- To achieve this precision, various solutions have been suggested, such as: use of exposure systems for VLSI technologies, with maximum misalignments within 20 nm; execution of dimensional checks in all the steps; use of feedback systems for automatic compensation of the process drift; and use of golden tools.
- However, these actions have an impact on the production flow in terms of costs and cycle times.
- The aim of the present invention is to provide a process intended to overcome the drawbacks of the prior art.
- According to the present invention, a process for manufacturing semiconductor devices is provided, as defined in claim 1.
- In practice, a fully self-aligned structure is provided, which thus does not require particularly accurate photo-techniques.
- In fact, the three photo-techniques (corresponding to the
poly mask 20, thechannel mask 24, and the probe mask 27), are replaced by a single photo-technique, namely, the probe one. The subsequent processes enable opening of complementary and self-aligned regions for the channel implant and opening of the self-aligned contact on polysilicon. - For a better understanding of the present invention preferred embodiments thereof are now described, purely by way of non-limiting example, with reference to the attached drawings, wherein:
-
Figure 1 shows, in cross-section, an AFER diode made by the present applicant; -
Figures 2-10 show cross-sections of the AFER diode ofFigure 1 , in successive manufacturing steps; -
Figures 11-21 show cross-sections of an embodiment of the present AFER diode, in successive manufacturing steps; -
Figures 22-28 show cross-sections of a different embodiment of the present AFER diode, in successive manufacturing steps; and -
Figures 29 and 30 show cross-sections of another different embodiment of the present AFER diode, in an intermediate manufacturing step. - The present process for manufacturing an AFER diode is based upon: forming a first mask on a gate layer; implanting a probe region in the substrate using the first mask; forming a second mask laterally and complementary to the first mask, at least in a projection in a plane parallel to the surface of the body; implanting a channel region, in a complementary position to the probe region, using the second mask; forming spacers on the sides of the second mask; and removing portions of the semiconductor layer to obtain a gate region.
- In particular, the first mask has a first window that is filled with filling material to form a complementary mask; after providing the complementary mask, the first mask is removed and the second mask is formed so as to comprise the complementary mask or be arranged thereon, congruent therewith.
-
Figures 11-21 show an embodiment of the present process. - First, initial steps are carried out for forming edge regions (not shown), in a per se known manner. Then (
Figure 11 ), the active area is prepared: on asubstrate 30, also here of an N type, agate oxide layer 31, agate layer 32, and aninsulating layer 33, e.g. an oxide layer, such as a TEOS (tetraethyl orthosilicate) layer, are formed. - Then (
Figure 12 ), aresist probe mask 34 is formed, which haswindows 35 where the probe regions are to be formed. Then, a probe implantation is carried out, here of dopant species of an N type, for example arsenic. The implantation is performed according to parameters, in particular energy, studied so as to enable the dopant ion species to traverse the insulatinglayer 33, thegate layer 32, and thegate oxide layer 31, and causesprobe regions 37 to be formed (Figure 13 ). - Next (
Figure 13 ), thewindows 35 of theprobe mask 34 are filled with a filling material (filler regions 39) of material compatible with, and having a high selectivity with respect to, the photoresist of theprobe mask 34. For example, thefiller regions 39 may be spin-on glass, polyimide, organic material, screen-printing paste, and the like. Acomplementary mask 58 is thus obtained, on the insulatinglayer 33, formed byfiller strips 39 and complementary to theprobe mask 34. - Next (
Figure 14 ), theprobe mask 34 is removed. - Then, using the
complementary mask 58, the insulatinglayer 33 is etched, for example by a dry etch, leaving insulatingportions 33a. Thefiller regions 39 and the insulatingportions 33a form achannel mask 38. Next, a channel P type implantation is performed, for example a boron implantation (Figure 15 ). In this way, underneath the areas where theprobe mask 34 was previously present,channel regions 40 are formed, which are arranged on the sides of theprobe regions 37. - Next, the
filler regions 39 are removed (complementary mask 58), to obtain the structure ofFigure 16 , where theprobe regions 37 and thechannel regions 40 are arranged in an alternating way in thesubstrate 30, and the insulatingregions 33a extend on thesurface 41 of thesubstrate 30, exactly overlying theprobe regions 37 and staggered with respect to thechannel regions 40. - As an alternative to the above, it is possible first to remove the
complementary mask 58 and then to carry out the channel implantation. - Next (
Figure 17 ), a spacing layer is deposited, for example an oxide layer such as TEOS, which coats the insulatingregions 33a at the top and laterally; followed by an anisotropic etch so as to form spacers 44 on the lateral surfaces of the insulatingregions 33a, in a known manner. The insulatingregions 33a and thespacers 44 thus form acontact mask 47 havingwindows 43 where openings are to be formed for the contacts. Thecontact mask 47 is thus self-aligned to the probe and channel implants and is formed by strips extending perpendicular to the drawing plane and centred with respect to theprobe regions 37. - Using the contact mask 47 (
Figure 18 ), thegate layer 32 is first etched (to formgate regions 32a) and then a well implantation of a P type is performed.Well regions 48 are thus formed in thesubstrate 30, partially overlying thechannel regions 40. - Then (
Figure 19 ), using thesame contact mask 47, a tilted implant with dopant species of an N+ type, for example As, is carried out so as to form enrichedregions 49 that extend each, with their own peripheral portions, underneathgate regions 32a. - Next (
Figure 20 ), thegate oxide layer 31 and thesubstrate 30 are etched and removed underneath the windows of thecontact mask 47 to form microtrenches 51, arranged aligned to, and as a continuation of, thecontact openings 46. In this way, also part of the enrichedregions 49 is removed to form, underneath thegate regions 32a,source regions 50 of an N+ type. - After removal of the
contact mask 47, for example by wet etches (Figure 21 ), asilicide layer 53 is deposited, similar to thesilicide layer 15 ofFigure 1 , as well as acontact region 54, for example of metal and similar to themetal region 14 ofFigure 1 . Alternatively, thecontact mask 47 may be kept, even though its removal enables a larger surface of thegate regions 32a to be obtained to may be contacted by thecontact region 54. - After thermal activation steps of the dopant species, a structure similar to that of
Figure 1 is obtained. - In this way, the photo-technique used for forming the
probe mask 34 also determines the shape and arrangement of thesubsequent channel mask 38 andcontact mask 47, which are thus self-aligned to theprobe mask 34, thereby eliminating any criticality existing with the prior art and reducing the costs, thanks to the reduction of the photo-techniques for forming the photoresist masks in the prior-art process. -
Figures 22-27 show a different embodiment of the present process, wherein same parts of the process ofFigures 11-21 have been designated by the same reference numbers. - Initially, the same steps described with reference to
Figure 11 are carried out, including: forming edge regions (not shown); and forming thegate oxide layer 31, thegate layer 32, and the insulatinglayer 33. Then, similarly to what shown inFigure 12 , the photo-technique is used to form theprobe mask 34, but in this case, prior to performing the probe implantation, the insulatinglayer 33 is etched, e.g. by dry etch, leaving the insulatingportions 33a. The probe implant (Figure 22 ) is then carried out, here only through the gate layer 32 (and the thin gate oxide layer 31) so that the implantation energy is less than the energy necessary in the step ofFigure 12 , and leads to formation of the probe regions 37 (Figure 23 ). - Next (
Figure 23 ), theprobe mask 34 is removed, and a filling layer is deposited and fills the openings orwindows 35 between the insulatingportions 33a. The material of the filling layer has high selectivity in regard to the material of the insulatingportions 33a. For example, a nitride layer is deposited, the thickness whereof is such as to completely fill the cavities, and thus depends, i.a., upon the width of theopenings 35. After a planarization step, for example via etch-back or CMP (Chemical-Mechanical Polishing), which leads to the elimination of the excess part of the nitride layer above the insulatingportions 33a,nitride regions 60 are obtained. - Next (
Figure 24 ), the insulatingportions 33a are removed via wet etching. Since the selectivity of the etch may be very high, virtually infinite, thenitride regions 60 are not affected by this etch and define achannel mask 61 complementary to theprobe mask 34. Then, using thechannel mask 61, the channel implant of a P type is made, for example a boron implant, to form thechannel regions 40, also here arranged alongside and alternate with the probe regions 37 (Figure 25 ). - The spacing layer is then deposited, here designated by 63 (
Figure 25 ). Thespacing layer 63 is anisotropically etched and leads to formation ofspacers 64 on the lateral surfaces of the nitride regions 60 (Figure 26 ). Thenitride regions 60 and thespacers 64 thus form acontact mask 67, used for carrying out the well implant, of a P type.Well regions 48 are thus formed in thesubstrate 30, also here partly overlying thechannel regions 40. - Then (
Figure 27 ), using thesame contact mask 67, an N+ type tilted implantation is carried out, for forming the enrichedregions 49. - Next (
Figure 28 ), thegate layer 32, thegate region 32, thegate oxide layer 31, and thesubstrate 30 are etched and removed where exposed by thecontact mask 47, to form N+type gate regions 32a andsource regions 50. - After removing the
contact mask 67, thesilicide layer 53 and thecontact region 54 are deposited to obtain the structure ofFigure 28 . - Also in this case, after the thermal steps for activating the dopant species, a structure is obtained similar to that of
Figure 1 . - In practice, in this case, the
probe mask 61 forms the mask complementary to theprobe mask 34 and is arranged laterally and complementarily to theprobe mask 34, in a projection on a plane parallel to the surface of the body. - According to a different embodiment, the complementary mask may be obtained using a negative photoresist.
- Also in this case, after the initial steps of
Figures 11-12 , including forming thegate oxide layer 31, thegate layer 32, the insulatinglayer 33, theprobe mask 34, and theprobe regions 37, thewindows 35 of theprobe mask 34 are filled with the filling material, here designated by 70 (Figure 29 ), by deposition and etch-back until the resist of theprobe mask 34 is exposed. In this case, the fillingmaterial 70 is resist of a complementary type to theprobe mask 34. Typically, if theprobe mask 34 is of positive resist, the fillingmaterial 70 is of negative resist, sensitive to the same wavelength as the positive resist. - Thus, the structure is completely (blank) photoexposed, without the use of any coating or mask, thus causing development both of the positive-resist regions 34 (previously covered, during formation of the
probe mask 34 and thus not previously developed, and now rendered soluble by being developed) and of the negative-resist regions 70 (which undergo cross-linking and thus become insoluble during development), as indicated schematically in the figure by thearrow 71. - Due to the different properties of the positive and negative resist, the subsequent development leaves the regions formed by the filling
material 70 unaltered and causes removal of theprobe mask 34, to obtain the structure ofFigure 30 , which is structurally the same asFigure 14 , wherein thefiller regions 39 are replaced by the negative-resistregions 70 and thecomplementary mask 58 is replaced by the complementary mask 72. - The process then proceeds in the way described with reference to
Figures 15-21 , including: etching the insulatinglayer 33, channel implanting, and forming thechannel regions 37; removing the channel mask (including the portions 70); forming thespacers 44; etching thegate layer 32, with formation of thegate regions 32a; well implanting, with formation of thewell regions 48; source tilted implanting, with formation of the enrichedregions 49; etching thesubstrate 30, with formation of themicrotrenches 51 and thesource regions 50; and forming thecontact region 54. - It should be noted that in all the embodiments, the exact shape and size of the various regions are represented only schematically and may vary with respect to what shown. For example, even though the
channel regions 40 and theprobe regions 37 are shown with the same depth, in general their depth is different, similarly to what shown inFigure 1 , where theprobe region 5 is deeper than thesource region 16. - Moreover, in a per se known manner, the depth of the
source regions 50, after implantation, may vary with respect to what is illustrated, but, with the subsequent thermal budgets for dopant activation, the deep part of the P-well region 48 diffuses isotropically, joining without interruptions with the channel region. The manufacturing process described above thus solves the problem of the required precision and of the associated costs for alignment of the probe, channel, and source regions, since the corresponding masks are obtained complementarily to and/or deriving from the first mask (here, the channel mask). - The process is particularly advantageous, not only because it does not involve the use of the costly solutions that are currently necessary, but also on account of its simplicity and reduction in the number of photo-technique steps. In particular, the described process becomes particularly important to enable scaling of the technology to obtain cells of smaller dimensions.
- Finally, it is clear that modifications and variations may be made to the process described and illustrated herein, without thereby departing from the scope of the present invention, as defined in the attached claims.
- For example, the same approach may be used for manufacturing semiconductor devices based upon the use of gallium nitride, in particular forming the gate region. In fact, the process enables evaporation of the metal on the gate region without performing etching thereof, thus preventing damage to the GaN surface because of the plasma.
Claims (14)
- A process for manufacturing a semiconductor device, comprising the steps of:providing a body (30) of semiconductor material having a surface;forming a semiconductor layer (32) on top of the body;forming a first mask (34; 34, 33a) on top of the semiconductor layer;introducing first dopant species into the body using the first mask to form a first conductive region (37) in the body;forming a second mask (38; 61) laterally and complementarily to the first mask, at least in a projection in a plane parallel to the surface of the body;introducing second dopant species into the body (30) using the second mask to form a second conductive region (40) in the body, in an adjacent and complementary position to the first conductive region (37);the process characterized by
forming spacers on the sides of the second mask region (38; 61), to form a third mask (47; 67) aligned to the second mask; and
by using the third mask, removing portions of the semiconductor layer (32) to obtain a gate region (32a). - The process according to claim 1, wherein:the first mask (34; 33a, 34) comprises a window (35);after introducing first dopant species, at least partially filling the window (35) with filling material (39; 60; 70) to form a complementary mask (58; 61) arranged offset and complementarily with respect to at least one portion (34; 33a) of the first mask; the second mask (38; 61) including at least partially the complementary mask (58; 61) or being congruent with respect to the complementary mask; andafter filling the window (35) at least partially, the first mask (33a, 34; 34) is removed.
- The process according to claim 2, wherein the first mask is a probe mask (34); the first conductive region is a probe region (37); the second mask is a channel mask (38; 61); and the second conductive region is a channel region (40).
- The process according to claim 2 or 3, wherein the semiconductor device comprises an AFER diode (1), the process comprising, after removing portions of the semiconductor layer (32), and using the third mask (47; 67):introducing third dopant species into the body to form a well region (48);introducing fourth dopant species into the channel region (40) in a tilted way to form a source region (50);removing a portion of the body (30) to form a microtrench (51); anddepositing a conductive contacting layer (53, 54) filling the microtrench and extending at least on one side of the gate region (32a) and in electrical contact with the gate region (32a), the source region (50), and the well region (48).
- The process according to claim 4, wherein the body (30), the first conductive region (37), and the source region (50) have a first conductivity type, and the well region (48) and the second conductive region (40) have a second conductivity type.
- The process according to claim 4 or 5, wherein the semiconductor layer (32) is of polysilicon, and the conductive contacting layer (53) is of metal.
- The process according to any one of claims 2-6, wherein, prior to providing a first mask (34), on the semiconductor layer (32), a masking layer (33) is formed; and forming a second mask (38) comprises removing portions of the masking layer using the complementary mask (58; 72).
- The process according to claim 7, wherein introducing first dopant species and filling the first window (35) are performed prior to removing portions of the masking layer (33); the complementary mask (58; 72) extends over the masking layer (33), laterally with respect to the first mask (34); and introducing first dopant species comprises implanting the first dopant species through the masking layer.
- The process according to claim 8, wherein, prior to forming spacers (44), the complementary mask (39) is removed.
- The process according to claim 8 or 9, wherein removing the complementary mask (58; 72) is carried out before or after introducing second dopant species.
- The process according to any one of claims 8-10, wherein the first mask (34) is of first-type photoresist, and the filling material (70) is a second-type photoresist.
- The process according to claim 11, wherein the first-type photoresist is positive, and the filling material (70) is negative photoresist and, prior to removing the first mask (34), the structure is photoexposed blank.
- The process according to any one of claims 2-6, wherein providing a first mask (33a, 34) comprises forming, on the semiconductor layer (32), a masking layer (33) and first mask regions (34), and removing portions of the masking layer not covered by the first mask regions (34); and forming a second mask (61) comprises removing the first mask regions (34), and, after at least partially filling the window (35) with filling material, removing remaining portions (33a) of the masking layer.
- The process according to any one of claims 8-10 or 13, wherein the masking layer (33) is of insulating material.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
ITTO20120844 | 2012-09-27 |
Publications (2)
Publication Number | Publication Date |
---|---|
EP2713386A1 EP2713386A1 (en) | 2014-04-02 |
EP2713386B1 true EP2713386B1 (en) | 2016-06-29 |
Family
ID=47278462
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP13186557.8A Not-in-force EP2713386B1 (en) | 2012-09-27 | 2013-09-27 | Process for manufacturing semiconductor devices, such as super-barrier sbr rectifiers |
Country Status (3)
Country | Link |
---|---|
US (1) | US9018048B2 (en) |
EP (1) | EP2713386B1 (en) |
CN (2) | CN103700587B (en) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9017404B2 (en) | 2012-01-23 | 2015-04-28 | Lloyd P. Champagne | Devices and methods for tendon repair |
CN104518006B (en) * | 2014-07-01 | 2017-03-15 | 重庆中科渝芯电子有限公司 | A kind of deplection type channel super barrier rectifier and its manufacture method |
KR101661551B1 (en) * | 2014-12-09 | 2016-09-30 | 서강대학교산학협력단 | 4H-Silicon Carbide Super Barrier Rectifier using accumulation N layer and method for manufacturing thereof |
EP3232479B1 (en) * | 2016-04-15 | 2020-05-06 | STMicroelectronics (Tours) SAS | Diode structure |
US10121811B1 (en) * | 2017-08-25 | 2018-11-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of high-aspect ratio pattern formation with submicron pixel pitch |
Family Cites Families (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5449632A (en) | 1994-08-12 | 1995-09-12 | United Microelectronics Corporation | Mask ROM process with self-aligned ROM code implant |
JP3287269B2 (en) * | 1997-06-02 | 2002-06-04 | 富士電機株式会社 | Diode and manufacturing method thereof |
US5956583A (en) * | 1997-06-30 | 1999-09-21 | Fuller; Robert T. | Method for forming complementary wells and self-aligned trench with a single mask |
US6107142A (en) * | 1998-06-08 | 2000-08-22 | Cree Research, Inc. | Self-aligned methods of fabricating silicon carbide power devices by implantation and lateral diffusion |
US6297530B1 (en) * | 1998-12-28 | 2001-10-02 | Infineon Technologies North America Corp. | Self aligned channel implantation |
US6604230B1 (en) | 1999-02-09 | 2003-08-05 | The Governing Counsel Of The University Of Toronto | Multi-logic device systems having partial crossbar and direct interconnection architectures |
US6624030B2 (en) | 2000-12-19 | 2003-09-23 | Advanced Power Devices, Inc. | Method of fabricating power rectifier device having a laterally graded P-N junction for a channel region |
US6448160B1 (en) | 1999-04-01 | 2002-09-10 | Apd Semiconductor, Inc. | Method of fabricating power rectifier device to vary operating parameters and resulting device |
US6420225B1 (en) | 1999-04-01 | 2002-07-16 | Apd Semiconductor, Inc. | Method of fabricating power rectifier device |
US6331455B1 (en) * | 1999-04-01 | 2001-12-18 | Advanced Power Devices, Inc. | Power rectifier device and method of fabricating power rectifier devices |
US6410394B1 (en) * | 1999-12-17 | 2002-06-25 | Chartered Semiconductor Manufacturing Ltd. | Method for forming self-aligned channel implants using a gate poly reverse mask |
US6537860B2 (en) | 2000-12-18 | 2003-03-25 | Apd Semiconductor, Inc. | Method of fabricating power VLSI diode devices |
US6614062B2 (en) * | 2001-01-17 | 2003-09-02 | Motorola, Inc. | Semiconductor tiling structure and method of formation |
US6979861B2 (en) | 2002-05-30 | 2005-12-27 | Apd Semiconductor, Inc. | Power device having reduced reverse bias leakage current |
EP1420457B1 (en) * | 2002-11-14 | 2012-01-11 | STMicroelectronics Srl | Manufacturing method of an insulated gate power semiconductor device with Schottky diode |
US6992353B1 (en) | 2004-11-01 | 2006-01-31 | Silicon-Based Technology Corp. | Self-aligned source structure of planar DMOS power transistor and its manufacturing methods |
US7307315B2 (en) | 2004-12-20 | 2007-12-11 | Silicon-Based Technology Corp. | Scalable planar DMOS transistor structure and its fabricating methods |
US8643055B2 (en) | 2007-09-26 | 2014-02-04 | Stmicroelectronics N.V. | Series current limiter device |
US8148748B2 (en) | 2007-09-26 | 2012-04-03 | Stmicroelectronics N.V. | Adjustable field effect rectifier |
EP3447803A3 (en) | 2007-09-26 | 2019-06-19 | STMicroelectronics N.V. | Adjustable field effect rectifier |
EP2061084A1 (en) * | 2007-11-14 | 2009-05-20 | ABB Technology AG | Reverse-conducting insulated gate bipolar transistor and corresponding manufacturing method |
EP2240960B1 (en) | 2008-01-23 | 2018-03-14 | STMicroelectronics N.V. | Regenerative building block and diode bridge rectifier and methods |
CN101556921B (en) * | 2008-04-11 | 2011-07-06 | 世界先进积体电路股份有限公司 | Semiconductor device and making method thereof |
US7786015B2 (en) | 2008-04-28 | 2010-08-31 | Sandisk 3D Llc | Method for fabricating self-aligned complementary pillar structures and wiring |
CN102037548B (en) * | 2008-04-28 | 2014-04-23 | 意法半导体有限公司 | MOSFET with integrated field effect rectifier |
WO2010080855A2 (en) | 2009-01-06 | 2010-07-15 | Lakota Technologies Inc. | Self-bootstrapping field effect diode structures and methods |
CN103000533B (en) * | 2012-12-24 | 2016-08-24 | 上海华虹宏力半导体制造有限公司 | The manufacture method of autoregistration super junction power transistor |
-
2013
- 2013-09-19 US US14/032,123 patent/US9018048B2/en not_active Expired - Fee Related
- 2013-09-27 CN CN201310463667.0A patent/CN103700587B/en not_active Expired - Fee Related
- 2013-09-27 CN CN201810770024.3A patent/CN109037057B/en not_active Expired - Fee Related
- 2013-09-27 EP EP13186557.8A patent/EP2713386B1/en not_active Not-in-force
Also Published As
Publication number | Publication date |
---|---|
CN103700587A (en) | 2014-04-02 |
US9018048B2 (en) | 2015-04-28 |
US20140087539A1 (en) | 2014-03-27 |
CN109037057A (en) | 2018-12-18 |
CN103700587B (en) | 2018-08-07 |
CN109037057B (en) | 2022-01-11 |
EP2713386A1 (en) | 2014-04-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR101547707B1 (en) | Method of creating asymmetric field-effect-transistors | |
EP2713386B1 (en) | Process for manufacturing semiconductor devices, such as super-barrier sbr rectifiers | |
KR20190054904A (en) | Transistor layout to reduce kink effect | |
JP4489467B2 (en) | Method for forming semiconductor device | |
US7256092B2 (en) | Method for fabricating integrated circuits having both high voltage and low voltage devices | |
US8592278B2 (en) | Method of manufacturing semiconductor device | |
US7943478B2 (en) | Semiconductor device manufacturing method | |
US9076668B2 (en) | Method of manufacturing the trench of U-shape | |
US8809172B2 (en) | Self-aligned patterning for deep implantation in a semiconductor structure | |
CN106024898B (en) | Groove power device and manufacturing method | |
KR100282453B1 (en) | Method for manufacturing semiconductor device the same | |
KR20150058513A (en) | Extended source-drain mos transistors and method of formation | |
CN112289861B (en) | Semiconductor structure and manufacturing method thereof | |
KR100670749B1 (en) | Method for manufacturing saddle type transistor | |
KR20070069951A (en) | Method for manufacturing a high voltage bicmos device | |
CN109256389B (en) | Semiconductor device and method for manufacturing the same | |
KR100660327B1 (en) | Transistor of semiconductor device and method for forming the same | |
KR20070076811A (en) | Method of manufacturing mosfet device | |
KR100668734B1 (en) | Method of manufacturing semiconductor device | |
CN113809158A (en) | Transistor with segmented extension regions | |
CN115249746A (en) | Semiconductor structure and forming method thereof | |
KR100940113B1 (en) | Method for manufacturing high voltage transistor | |
KR20030070329A (en) | method for fabricating MOS transistor having self-aligned punch through stopper | |
KR100744942B1 (en) | Mathode of manufacturing semiconductor device | |
KR20080056918A (en) | Method for fabricating dual poly gate in semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
AX | Request for extension of the european patent |
Extension state: BA ME |
|
17P | Request for examination filed |
Effective date: 20141002 |
|
RBV | Designated contracting states (corrected) |
Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
INTG | Intention to grant announced |
Effective date: 20160128 |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: REF Ref document number: 809694 Country of ref document: AT Kind code of ref document: T Effective date: 20160715 |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R096 Ref document number: 602013008879 Country of ref document: DE |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 4 |
|
REG | Reference to a national code |
Ref country code: LT Ref legal event code: MG4D |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: NO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160929 Ref country code: FI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160629 Ref country code: LT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160629 |
|
REG | Reference to a national code |
Ref country code: NL Ref legal event code: MP Effective date: 20160629 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160930 Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160629 Ref country code: RS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160629 Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160629 Ref country code: HR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160629 Ref country code: LV Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160629 |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: MK05 Ref document number: 809694 Country of ref document: AT Kind code of ref document: T Effective date: 20160629 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: RO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160629 Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160629 Ref country code: EE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160629 Ref country code: SK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160629 Ref country code: CZ Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160629 Ref country code: IS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20161029 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: BE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20160629 Ref country code: ES Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160629 Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20161031 Ref country code: PL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160629 Ref country code: AT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160629 Ref country code: SM Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160629 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R097 Ref document number: 602013008879 Country of ref document: DE |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MC Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160629 |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160629 |
|
26N | No opposition filed |
Effective date: 20170330 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: MM4A |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20160927 Ref country code: LI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20160930 Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20160930 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 5 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160629 Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20160927 Ref country code: BG Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160929 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20170927 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: HU Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO Effective date: 20130927 Ref country code: CY Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160629 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160629 Ref country code: MT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20160930 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20170927 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 6 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: AL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160629 Ref country code: TR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160629 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20210819 Year of fee payment: 9 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20210818 Year of fee payment: 9 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R119 Ref document number: 602013008879 Country of ref document: DE |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20220930 Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20230401 |