EP2506370B1 - A submount arrangement for VCSELs - Google Patents

A submount arrangement for VCSELs Download PDF

Info

Publication number
EP2506370B1
EP2506370B1 EP11160547.3A EP11160547A EP2506370B1 EP 2506370 B1 EP2506370 B1 EP 2506370B1 EP 11160547 A EP11160547 A EP 11160547A EP 2506370 B1 EP2506370 B1 EP 2506370B1
Authority
EP
European Patent Office
Prior art keywords
submount
vcsel
vcsels
arrangement
recess
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
EP11160547.3A
Other languages
German (de)
French (fr)
Other versions
EP2506370A1 (en
Inventor
Tom Collins
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huawei Technologies Co Ltd
Original Assignee
Huawei Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Technologies Co Ltd filed Critical Huawei Technologies Co Ltd
Priority to EP11160547.3A priority Critical patent/EP2506370B1/en
Priority to DK11160547.3T priority patent/DK2506370T3/en
Priority to PCT/EP2011/072281 priority patent/WO2012130345A1/en
Publication of EP2506370A1 publication Critical patent/EP2506370A1/en
Application granted granted Critical
Publication of EP2506370B1 publication Critical patent/EP2506370B1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01SDEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00Semiconductor lasers
    • H01S5/02Structural details or components not essential to laser action
    • H01S5/022Mountings; Housings
    • H01S5/023Mount members, e.g. sub-mount members
    • H01S5/02325Mechanically integrated components on mount members or optical micro-benches
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01SDEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00Semiconductor lasers
    • H01S5/02Structural details or components not essential to laser action
    • H01S5/022Mountings; Housings
    • H01S5/02218Material of the housings; Filling of the housings
    • H01S5/0222Gas-filled housings
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01SDEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00Semiconductor lasers
    • H01S5/02Structural details or components not essential to laser action
    • H01S5/022Mountings; Housings
    • H01S5/0233Mounting configuration of laser chips
    • H01S5/0234Up-side down mountings, e.g. Flip-chip, epi-side down mountings or junction down mountings
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01SDEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00Semiconductor lasers
    • H01S5/04Processes or apparatus for excitation, e.g. pumping, e.g. by electron beams
    • H01S5/042Electrical excitation ; Circuits therefor
    • H01S5/0425Electrodes, e.g. characterised by the structure
    • H01S5/04256Electrodes, e.g. characterised by the structure characterised by the configuration
    • H01S5/04257Electrodes, e.g. characterised by the structure characterised by the configuration having positive and negative electrodes on the same side of the substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01SDEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00Semiconductor lasers
    • H01S5/40Arrangement of two or more semiconductor lasers, not provided for in groups H01S5/02 - H01S5/30
    • H01S5/42Arrays of surface emitting lasers
    • H01S5/423Arrays of surface emitting lasers having a vertical cavity

Definitions

  • the present invention generally relates to mounting of Vertical-Cavity Surface-Emitting Lasers (VCSELs), a class of semiconductor laser devices that emits light perpendicular to a wafer's surface. More particularly, the invention concerns efficient flip-chip mounting of VCSELs reducing optical coupling losses and enabling passive alignment of the VCSELs.
  • VCSELs Vertical-Cavity Surface-Emitting Lasers
  • VCSELs or VCSEL arrays are mounted by direct or indirect attachment of the VCSELs' substrate to another substrate containing a waveguide.
  • the substrate may be glass, silicon, InP, GaAs, etc.
  • VCSELs are typically flip-chip mounted, i.e. the VCSELs are vertically flipped in order to present laser light to a light coupling device, e.g. a planar waveguide, a mirror, an optical detector, a diffraction grating, etc.
  • a substrate or submount
  • Use of such a submount enables easy testing and screening of defect VCSELs prior to flip-chip.
  • FIG. 9-14 and the corresponding sections of the patent application text, i.e. page 9, line 10 to page 11, line 20 of WO 00/41281 , describe flip-chip mounting of a VCSEL (901, 1401) using a submount arrangement with substrate (902, 1402), hermetic seal (908, 1408) and cover (1010, 1410) wherein a lens (1008) is integrated.
  • the substrate may or may not be formed with a recess.
  • VCSELs as learned from the individual or combined teaching of WO 00/41281 and WO 03/058777 is disadvantageous for several reasons.
  • electrical connectivity between the VCSEL and submount is realised through wire bonding.
  • the wire bond shall extend at least 30 micrometers from the light emitting surface of the VCSEL. This is illustrated by Fig. 1 .
  • a distance of at least 30 micrometers and usually more than 50 micrometers extending from the light emitting surface of the VCSEL must be kept free. This minimum distance of 30 micrometers to any light coupling device results in high optical coupling losses unless a lens is used.
  • WO 00/41281 de facto integrates a lens (1008) in the cover of the submount arrangement. Such lenses add cost and introduce additional complexity.
  • Another drawback resides in the alignment between VCSEL and light coupling device.
  • One option is 'active alignment' where the VCSEL is powered up so that it emits light. As it is aligned over the light coupling device the amount of light actually coupled into the waveguide is measured to find the optimum position.
  • Such active alignment involves measurements, is expensive and time consuming.
  • Passive alignment relies on recognition of alignment marks on the two objects to be aligned and then placing of the objects in the correct position by aligning the sets of marks appropriately.
  • Passive alignment is preferred but requires visual access to alignment marks on the light emitting surface of the VCSEL during flip chip. This is made impossible by WO 00/41281 as the light emitting side of the VCSEL is covered. In other words the lenses that are needed in WO 00/41281 to compensate for the optical losses prevent passive alignment between VCSEL and light coupling device.
  • US 2005/0013562 entitled “Optical Component and Manufacture Method of the Same” shows in Fig. 5C a submount arrangement 13 for VCSELs 20.
  • US 2005/0013562 aims at reducing the size and height of such submount arrangements, as is indicated in paragraph [0007] of US 2005/0013562 .
  • the arrangement 13 shown in Fig. 5C of US 2005/0013562 is composed of several ceramic layers 131, wiring 16 between the ceramic layers 131, and a lens 11.
  • Each of the ceramic layers 131 is at least 50 micrometers thick.
  • the lens 11 has the aim to condense the beam emitted by VCSEL 20 and to compensate for the optical losses resulting from the vertical distance the light has to travel.
  • EP 1 914 814 A1 refers to a method for producing a radiation-emitting optoelectronic component
  • a semiconductor chip is mounted by a first main area onto a carrier body and is electrically conductively connected at a first contact area to a first connection region, and a transparent electrically insulating encapsulation layer is applied to the chip and the carrier body.
  • a first cutout in the encapsulation layer for at least partly uncovering a second contact area of the chip is produced, and a second cutout in the encapsulation layer for at least partly uncovering a second connection region of the carrier body is produced.
  • an electrically conductive layer which electrically conductively connects the second contact area of the semiconductor chip and the second connection region of the carrier body, is applied.
  • JP 2008090218 provides in an optical element module, a first region having a liquidphilic property to a material constituting an adhesive is formed at a part of the optical waveguide which transmits light, a second region having the liquidphilic property to the material composing the adhesive is formed also on the surface of an optical element on which the light ray transmitted in the optical waveguide is emitted or made incident, and the optical waveguide and the optical element are fixed by the adhesive formed between the first region and the second region.
  • US 2005/0147360 A1 refers to a vertical cavity surface emitting laser (VCSEL) module including a substrate provided with an etched region formed on a lower surface thereof, a plurality of layers, for photoproduction, laminated on an upper surface of the substrate, and a VCSEL for emitting the light upwards and downwards, wherein the VCSEL module monitors the output of the VCSEL by detecting the light emitted downwards from the VCSEL.
  • VCSEL vertical cavity surface emitting laser
  • JP 2007187870 refers to an optical element mounted which transmits or receives an optical signal in the direction perpendicular to a substrate; a cladding layer is formed on the substrate so that the above optical element is embedded therein; a core is formed on the cladding layer; and also a reflecting surface, which propagates the optical signal from the optical element to the core or propagates the optical signal from the core to the optical element, is formed on the core in the location of the above optical element.
  • US 2001/0031117 A1 refers to optoelectronic packages comprising both an optical array and base chip.
  • the array and base chip are aligned and coupled using a combination of V-grooves, wick stops, and alignment spheres (e.g., precision ball bearings).
  • the array and base chip are passively aligned by disposing an optical fiber having an angled endface onto V-grooves in both the array and base chip.
  • the base chip typically comprises an optical surface device, such as a vertical cavity, surface emitting laser or photodetector.
  • US 4,936,808 seems to show some structural resemblance with the submount arrangement according to the invention, US 4,936,808 does not describe VCSEL arrays and does not recognize the problem of vertical distance and optical coupling losses because LED light is not coupled into a light coupling device. The skilled person hence cannot get inspired by US 4,936,808 to solve a problem of vertical distance to light coupling devices and minimizing optical coupling losses between VCSELs and light coupling devices.
  • EP 1 786 043 entitled “Semiconductor Device and Manufacturing Method of Semiconductor Device” describes an arrangement for holding LEDs 102.
  • the arrangement positions the LEDs on bumps 106 and contains rather high support walls that do not enable to position the LEDs at a distance of at most 30 micrometers from a light coupling device.
  • Optical coupling and the losses resulting from the distance to a light coupling device are not relevant for LEDs and it is not suggested in EP 1 786 043 to replace the LEDs with VCSELs and re-dimension the support walls in order to tackle a problem of optical coupling losses there.
  • the present invention refers to a method for producing a laser arrangement including a submount, said method comprising:
  • the cavity or recess is filled, e.g. with a polymer or photoresist, and a metal seed layer is deposited to cover the entire substrate surface.
  • a particular photoresist pattern is realized covering the entire surface except where the metal connections are needed.
  • the metal connections are electroplated, and thereafter the photoresist is stripped and the thin seed layer is stripped everywhere except where the plated layer is deposited.
  • the cavity fill material may or may not be removed.
  • a photoresist is first applied and a patterned region is lithographically defined with a particular vertical or negative resist profile. Metal is then deposited everywhere but will be 'discontinuous' over the resist steps. The photoresist can then be stripped in a wet chemical bath and the metal deposited on top of the resist will be 'lifted off' and removed.
  • Fig. 1 shows a state of the art VCSEL submount arrangement 100.
  • the VCSEL 103 is mounted onto a flat submount 101.
  • the submount 101 and VCSEL are electrically connected through bonding wires 104.
  • the VCSEL/submount assembly is flipped.
  • the VCSEL 103 and bonding wires 104 require the use of spacers 105 between the waveguide 106 and submount 101.
  • the bonding wires 104 the light emitting surface of the VCSEL must respect a distance of at least 30 micrometers from the planar waveguide 106. As a consequence, optical coupling losses are high especially for single mode VCSELs.
  • the distance between the light emitting surface of the VCSEL 203 and the waveguide 206 is reduced to at most 30 micrometers in the example result of the present invention of a VCSEL submount arrangement 200 illustrated by Fig. 2 .
  • the VCSEL 203 mounted on a submount 201 with recess 202.
  • the electrical connection between VCSEL 203 and submount 201 is realised through substantially flat metal connections 204.
  • These metal connections 204 may be realized through a wafer-level processing technique, e.g. plating or lift-off processing. Thanks to the recess 202 and the substantially flat metal connections 204, the spacers 205 between planar waveguide 206 and and submount 201 can be reduced in height to at most 30 micrometers. As a direct consequence, optical coupling losses between VCSEL 203 and light coupling device 206 are reduced significantly especially for single mode VCSELs.
  • Fig. 3 shows a variant result of the present invention of the submount arrangement 300.
  • the submount 301 in Fig. 3 is dimensioned to hold an array of VCSELs 303 instead of a single VCSEL in recess 302.
  • Substantially flat metal connections 304 similar to the metal connections 204 in the single VCSEL example of Fig. 2 , realize electrical connectivity between submount 301 and VCSEL array 303.
  • the recess 302 and flat metal connections 304 allow the light emitting surface of the VCSELs 303 to be presented at close distance of a light coupling device, typically again at a distance below 30 micrometers.
  • Fig. 4 shows a variant example result of the present invention of the submount arrangement 400, that allows to hermetically seal the cavity formed by the recess 402 and an eventual planar waveguide whereon the submount arrangement 400 is mounted.
  • the hermetic sealing is made possible through a metal ring 405 on the front surface of the submount walls 401.
  • An array of VCSELs 403 is again mounted in a recess 402 of the submount and flat metal connections 404 provide electrical conductivity between the submount walls 401 and the VCSELs 403.
  • These substantially flat metal connections 404 are passing underneath the metal sealing ring 405 separated by an insulating material. This way, the metal connections 404 do not hinder hermetic sealing while they are kept at the front surface of the VCSEL submount. Similarly the sealing ring does not short circuit the different metal connections.
  • Fig. 5 shows an example not forming part of the invention of the submount arrangement 500 that allows a hermetic seal between the cavity formed by the recess 502 and an eventual substrate containing a planar waveguide whereon the submount arrangement 500 is mounted.
  • the connections are transferred to the back side of the submount, i.e. the top side in case the submount is flip-chip mounted on a horizontal planar waveguide.
  • the VCSEL array 503 is again positioned in a recess 502 of the submount but the submount is now provided with sloped walls. These sloped walls enable to bring the substantially flat metal connections 504 to a bottom surface of the recess 502.
  • Through-silicon vias 505 extending from the bottom surface of the recess 502 to the back side 506 of the submount enable to transfer the metal connections to the back surface 506.
  • a metal ring provided on the front surface of the submount walls 501 enables hermetic sealing.
  • Fig. 6 shows yet another example 600 of the submount arrangement not forming part of the invention that is suited for use with backside emitting VCSELs, i.e. VCSELs whose laser light is emitted at the side opposite to the side where the metal connections are provided.
  • the substantially flat metal connections 604 are provided at the bottom surface of the recess 602. Through silicon vias lead the connections to the backside of the submount.
  • a metal ring 605 is provided on top of the submount walls 601 enabling hermetic sealing.
  • Fig. 7 shows the submount arrangement 600 of Fig. 6 with an array of backside emitting VCSELs 603. These VCSELs are flipped vertically into the cavity 602, their light emitting backside facing upwards.
  • top, bottom, over, under, and the like are introduced for descriptive purposes and not necessarily to denote relative positions. It is to be understood that the terms so used are interchangeable under appropriate circumstances and embodiments of the invention are capable of operating according to the present invention in other sequences, or in orientations different from the one(s) described or illustrated above.

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • Optics & Photonics (AREA)
  • Semiconductor Lasers (AREA)
  • Optical Couplings Of Light Guides (AREA)

Description

    Field of the Invention
  • The present invention generally relates to mounting of Vertical-Cavity Surface-Emitting Lasers (VCSELs), a class of semiconductor laser devices that emits light perpendicular to a wafer's surface. More particularly, the invention concerns efficient flip-chip mounting of VCSELs reducing optical coupling losses and enabling passive alignment of the VCSELs.
  • Background of the Invention
  • Individual VCSELs or VCSEL arrays are mounted by direct or indirect attachment of the VCSELs' substrate to another substrate containing a waveguide. The substrate may be glass, silicon, InP, GaAs, etc. VCSELs are typically flip-chip mounted, i.e. the VCSELs are vertically flipped in order to present laser light to a light coupling device, e.g. a planar waveguide, a mirror, an optical detector, a diffraction grating, etc. In most cases, prior to flip-chip, their non-light emitting surface is attached to a substrate (or submount) which is used to facilitate testing and burn-in. Use of such a submount enables easy testing and screening of defect VCSELs prior to flip-chip.
  • A known way for flip-chip mounting of VCSELs is described in international patent application WO 00/41281 entitled "Method and Apparatus for Hermetically Sealing Photonic Devices". More particularly, Fig. 9-14 and the corresponding sections of the patent application text, i.e. page 9, line 10 to page 11, line 20 of WO 00/41281 , describe flip-chip mounting of a VCSEL (901, 1401) using a submount arrangement with substrate (902, 1402), hermetic seal (908, 1408) and cover (1010, 1410) wherein a lens (1008) is integrated. The substrate may or may not be formed with a recess.
  • Electrical connectivity is required between the VCSEL and submount. Although not explicitly drawn or shown in Fig. 9-14 of WO 00/41281 , such electrical connectivity is traditionally realised through wire bonding, such as for instance illustrated in Fig. 6 of WO 03/058777 . This patent application entitled "Submount for vertical Cavity Surface Emitting Lasers and Detectors" shows in Fig. 6 a submount (110) with recess or mounting well (112) wherein a VCSEL (82) is mounted. Bonding wires (80) provide electrical connectivity between the VCSEL and submount, but require locating spacers (114) for spacing any element such as a lens at a relative distance from the VCSEL. This is explicitly acknowledged in paragraph [0032] of WO 03/058777 .
  • Mounting VCSELs as learned from the individual or combined teaching of WO 00/41281 and WO 03/058777 is disadvantageous for several reasons. Firstly, electrical connectivity between the VCSEL and submount is realised through wire bonding. When the flip-chip is turned upside-down for mounting on a larger waveguide or optical coupling device, the wire bond shall extend at least 30 micrometers from the light emitting surface of the VCSEL. This is illustrated by Fig. 1. As a result, a distance of at least 30 micrometers and usually more than 50 micrometers extending from the light emitting surface of the VCSEL must be kept free. This minimum distance of 30 micrometers to any light coupling device results in high optical coupling losses unless a lens is used. The distance and consequently also the optical coupling losses are even bigger when a flat substrate is used as suggested by Fig. 9-12 of WO 00/41281 . Such flat substrate requires spacers that will inevitably increase the distance between VCSEL and light coupling device. To compensate for the optical coupling losses, WO 00/41281 de facto integrates a lens (1008) in the cover of the submount arrangement. Such lenses add cost and introduce additional complexity.
  • Another drawback resides in the alignment between VCSEL and light coupling device. One option is 'active alignment' where the VCSEL is powered up so that it emits light. As it is aligned over the light coupling device the amount of light actually coupled into the waveguide is measured to find the optimum position. Such active alignment involves measurements, is expensive and time consuming. Passive alignment relies on recognition of alignment marks on the two objects to be aligned and then placing of the objects in the correct position by aligning the sets of marks appropriately. Passive alignment is preferred but requires visual access to alignment marks on the light emitting surface of the VCSEL during flip chip. This is made impossible by WO 00/41281 as the light emitting side of the VCSEL is covered. In other words the lenses that are needed in WO 00/41281 to compensate for the optical losses prevent passive alignment between VCSEL and light coupling device.
  • United States Patent Application US 2005/0013562 entitled "Optical Component and Manufacture Method of the Same" shows in Fig. 5C a submount arrangement 13 for VCSELs 20. US 2005/0013562 aims at reducing the size and height of such submount arrangements, as is indicated in paragraph [0007] of US 2005/0013562 .
  • The arrangement 13 shown in Fig. 5C of US 2005/0013562 is composed of several ceramic layers 131, wiring 16 between the ceramic layers 131, and a lens 11. Each of the ceramic layers 131 is at least 50 micrometers thick. The lens 11 has the aim to condense the beam emitted by VCSEL 20 and to compensate for the optical losses resulting from the vertical distance the light has to travel.
  • United States Patent US 7,004,644 entitled "Hermetic Chip-Scale Package for Photonic Devices" describes a submount arrangement with submount 15 having a recess to hold VCSELs 11, 12 that serve to source or detect light to or from an optical fiber 25. The arrangement contains a bumpbonded window 13, and the bumps 16 are further provided with metal traces 28 that have a thickness of less than 5 microns.
  • Further, EP 1 914 814 A1 refers to a method for producing a radiation-emitting optoelectronic component, a semiconductor chip is mounted by a first main area onto a carrier body and is electrically conductively connected at a first contact area to a first connection region, and a transparent electrically insulating encapsulation layer is applied to the chip and the carrier body. A first cutout in the encapsulation layer for at least partly uncovering a second contact area of the chip is produced, and a second cutout in the encapsulation layer for at least partly uncovering a second connection region of the carrier body is produced. Finally, an electrically conductive layer, which electrically conductively connects the second contact area of the semiconductor chip and the second connection region of the carrier body, is applied.
  • Further, JP 2008090218 provides in an optical element module, a first region having a liquidphilic property to a material constituting an adhesive is formed at a part of the optical waveguide which transmits light, a second region having the liquidphilic property to the material composing the adhesive is formed also on the surface of an optical element on which the light ray transmitted in the optical waveguide is emitted or made incident, and the optical waveguide and the optical element are fixed by the adhesive formed between the first region and the second region.
  • Further, US 2005/0147360 A1 refers to a vertical cavity surface emitting laser (VCSEL) module including a substrate provided with an etched region formed on a lower surface thereof, a plurality of layers, for photoproduction, laminated on an upper surface of the substrate, and a VCSEL for emitting the light upwards and downwards, wherein the VCSEL module monitors the output of the VCSEL by detecting the light emitted downwards from the VCSEL.
  • Further, JP 2007187870 refers to an optical element mounted which transmits or receives an optical signal in the direction perpendicular to a substrate; a cladding layer is formed on the substrate so that the above optical element is embedded therein; a core is formed on the cladding layer; and also a reflecting surface, which propagates the optical signal from the optical element to the core or propagates the optical signal from the core to the optical element, is formed on the core in the location of the above optical element.
  • Further, US 2001/0031117 A1 refers to optoelectronic packages comprising both an optical array and base chip. The array and base chip are aligned and coupled using a combination of V-grooves, wick stops, and alignment spheres (e.g., precision ball bearings). The array and base chip are passively aligned by disposing an optical fiber having an angled endface onto V-grooves in both the array and base chip. The base chip typically comprises an optical surface device, such as a vertical cavity, surface emitting laser or photodetector.
  • It is an objective of the present invention to disclose a laser arrangement for VCSELs that overcomes the above mentioned drawbacks of the closest prior art solutions. More particularly, it is an objective of the present invention to disclose a laser arrangement for VCSELs that enables optical coupling losses to be minimised by reducing the distance between VCSEL surface and light coupling device below 30 micrometers. It is a further objective to avoid the use of expensive components like lenses that introduce alignment complexity and prevent passive alignment between VCSEL and light coupling device.
  • Summary of the Invention
  • United States Patent US 4,936,808 entitled "Method and LED Array Head" describes a LED array arrangement. Such LED array arrangements are used for instance in printers and scanners. In such applications, it is key to reduce the horizontal distance between neighbouring LEDs in the LED array in order to increase the density of LEDs per surface unit and accordingly increase the achievable DPI resolution in printers and scanners where the LED arrays are used. Increasing the density of LEDs in LED arrays is also the problem dealt with in US 4,936,808 as indicated in Col. 1, lines 49-58. The solution to increase LED density proposed in US 4,936,808 lies in a simplified wiring between the LED electrodes and a ceramic substrate. This simplified wiring consists of a metal film 34 that interconnects electrode 5 and external wiring 22.
  • Although US 4,936,808 seems to show some structural resemblance with the submount arrangement according to the invention, US 4,936,808 does not describe VCSEL arrays and does not recognize the problem of vertical distance and optical coupling losses because LED light is not coupled into a light coupling device. The skilled person hence cannot get inspired by US 4,936,808 to solve a problem of vertical distance to light coupling devices and minimizing optical coupling losses between VCSELs and light coupling devices.
  • Also European Patent Application EP 1 786 043 entitled "Semiconductor Device and Manufacturing Method of Semiconductor Device" describes an arrangement for holding LEDs 102. The arrangement positions the LEDs on bumps 106 and contains rather high support walls that do not enable to position the LEDs at a distance of at most 30 micrometers from a light coupling device. Optical coupling and the losses resulting from the distance to a light coupling device are not relevant for LEDs and it is not suggested in EP 1 786 043 to replace the LEDs with VCSELs and re-dimension the support walls in order to tackle a problem of optical coupling losses there.
  • The present invention refers to a method for producing a laser arrangement including a submount, said method comprising:
    • providing a submount with a recess;
    • providing at least one Vertical-Cavity Surface-Emitting Laser or VCSEL in the recess;
    • depositing metal connections extending between an upper surface of said at least one VCSEL and an upper surface of said submount, wherein said recess is dimensioned to hold said at least one VCSEL such that said metal connections are substantially flat; and
    • providing a planar waveguide light coupling device at a distance of at most 30 micrometers from a light emitting surface of said at least one VCSEL, wherein said step of depositing metal connections comprises a plating technique or a lift-off technique.
  • In one embodiment, after placing the VCSEL in the submount cavity the cavity or recess is filled, e.g. with a polymer or photoresist, and a metal seed layer is deposited to cover the entire substrate surface. Using photolithography, a particular photoresist pattern is realized covering the entire surface except where the metal connections are needed. The metal connections are electroplated, and thereafter the photoresist is stripped and the thin seed layer is stripped everywhere except where the plated layer is deposited. Following creation of the metal connections the cavity fill material may or may not be removed.
  • With lift-off, a photoresist is first applied and a patterned region is lithographically defined with a particular vertical or negative resist profile. Metal is then deposited everywhere but will be 'discontinuous' over the resist steps. The photoresist can then be stripped in a wet chemical bath and the metal deposited on top of the resist will be 'lifted off' and removed.
  • Brief Description of the Drawings
    • Fig. 1 illustrates a laser arrangement for mounting VCSEL(s) according to the prior art;
    • Fig. 2 illustrates a first example of a result covered by the method according to independent claim 1 being a laser arrangement, whereon a flip-chip VCSEL is mounted;
    • Fig. 3 illustrates a second example of a result covered by the method according to independent claim 1 being a laser arrangement, whereon an array of VCSELs is mounted;
    • Fig. 4. illustrates a third example of a result covered by the method according to independent claim 1 being a laser arrangement with metal ring enabling hermetic sealing;
    • Fig. 5 illustrates a example not forming part of the invention with metal ring, slope-walled recess and through-vias;
    • Fig. 6 illustrates a example of a laser arrangement not forming part of the invention, for backside emitting VCSELs; and
    • Fig. 7 is a second illustration of the example of Fig. 6 of the submount arrangement, with backside emitting VCSELs.
    Detailed Description of Embodiment(s)
  • Fig. 1 shows a state of the art VCSEL submount arrangement 100. The VCSEL 103 is mounted onto a flat submount 101. The submount 101 and VCSEL are electrically connected through bonding wires 104. In order to present laser light to a planar waveguide 106 the VCSEL/submount assembly is flipped. The VCSEL 103 and bonding wires 104 require the use of spacers 105 between the waveguide 106 and submount 101. As a result of the bonding wires 104, the light emitting surface of the VCSEL must respect a distance of at least 30 micrometers from the planar waveguide 106. As a consequence, optical coupling losses are high especially for single mode VCSELs.
  • The distance between the light emitting surface of the VCSEL 203 and the waveguide 206 is reduced to at most 30 micrometers in the example result of the present invention of a VCSEL submount arrangement 200 illustrated by Fig. 2. The VCSEL 203 mounted on a submount 201 with recess 202. The electrical connection between VCSEL 203 and submount 201 is realised through substantially flat metal connections 204. These metal connections 204 may be realized through a wafer-level processing technique, e.g. plating or lift-off processing. Thanks to the recess 202 and the substantially flat metal connections 204, the spacers 205 between planar waveguide 206 and and submount 201 can be reduced in height to at most 30 micrometers. As a direct consequence, optical coupling losses between VCSEL 203 and light coupling device 206 are reduced significantly especially for single mode VCSELs.
  • Fig. 3 shows a variant result of the present invention of the submount arrangement 300. The submount 301 in Fig. 3 is dimensioned to hold an array of VCSELs 303 instead of a single VCSEL in recess 302. Substantially flat metal connections 304, similar to the metal connections 204 in the single VCSEL example of Fig. 2, realize electrical connectivity between submount 301 and VCSEL array 303. The recess 302 and flat metal connections 304 allow the light emitting surface of the VCSELs 303 to be presented at close distance of a light coupling device, typically again at a distance below 30 micrometers.
  • Fig. 4 shows a variant example result of the present invention of the submount arrangement 400, that allows to hermetically seal the cavity formed by the recess 402 and an eventual planar waveguide whereon the submount arrangement 400 is mounted. The hermetic sealing is made possible through a metal ring 405 on the front surface of the submount walls 401. An array of VCSELs 403 is again mounted in a recess 402 of the submount and flat metal connections 404 provide electrical conductivity between the submount walls 401 and the VCSELs 403. These substantially flat metal connections 404 are passing underneath the metal sealing ring 405 separated by an insulating material. This way, the metal connections 404 do not hinder hermetic sealing while they are kept at the front surface of the VCSEL submount. Similarly the sealing ring does not short circuit the different metal connections.
  • Fig. 5 shows an example not forming part of the invention of the submount arrangement 500 that allows a hermetic seal between the cavity formed by the recess 502 and an eventual substrate containing a planar waveguide whereon the submount arrangement 500 is mounted. In this alternative example , the connections are transferred to the back side of the submount, i.e. the top side in case the submount is flip-chip mounted on a horizontal planar waveguide. The VCSEL array 503 is again positioned in a recess 502 of the submount but the submount is now provided with sloped walls. These sloped walls enable to bring the substantially flat metal connections 504 to a bottom surface of the recess 502. Through-silicon vias 505 extending from the bottom surface of the recess 502 to the back side 506 of the submount enable to transfer the metal connections to the back surface 506. A metal ring provided on the front surface of the submount walls 501 enables hermetic sealing.
  • Fig. 6 shows yet another example 600 of the submount arrangement not forming part of the invention that is suited for use with backside emitting VCSELs, i.e. VCSELs whose laser light is emitted at the side opposite to the side where the metal connections are provided. The substantially flat metal connections 604 are provided at the bottom surface of the recess 602. Through silicon vias lead the connections to the backside of the submount. A metal ring 605 is provided on top of the submount walls 601 enabling hermetic sealing.
  • Fig. 7 shows the submount arrangement 600 of Fig. 6 with an array of backside emitting VCSELs 603. These VCSELs are flipped vertically into the cavity 602, their light emitting backside facing upwards.
  • Although the present invention has been illustrated by reference to specific embodiments, it will be apparent to those skilled in the art that the invention is not limited to the details of the foregoing illustrative embodiments, and that the present invention may be embodied with various changes and modifications without departing from the scope thereof. The present embodiments are therefore to be considered in all respects as illustrative and not restrictive, the scope of the invention being indicated by the appended claims rather than by the foregoing description, and all changes which come within the meaning and range of equivalency of the claims are therefore intended to be embraced therein. In other words, it is contemplated to cover any and all modifications, variations or equivalents that fall within the scope of the basic underlying principles and whose essential attributes are claimed in this patent application. It will furthermore be understood by the reader of this patent application that the words "comprising" or "comprise" do not exclude other elements or steps, that the words "a" or "an" do not exclude a plurality, and that a single element, such as a computer system, a processor, or another integrated unit may fulfil the functions of several means recited in the claims. Any reference signs in the claims shall not be construed as limiting the respective claims concerned. The terms "first", "second", third", "a", "b", "c", and the like, when used in the description or in the claims are introduced to distinguish between similar elements or steps and are not necessarily describing a sequential or chronological order. Similarly, the terms "top", "bottom", "over", "under", and the like are introduced for descriptive purposes and not necessarily to denote relative positions. It is to be understood that the terms so used are interchangeable under appropriate circumstances and embodiments of the invention are capable of operating according to the present invention in other sequences, or in orientations different from the one(s) described or illustrated above.

Claims (1)

  1. A method for producing a laser arrangement (200; 300) including a submount (201, 301), said method comprising:
    - providing a submount (201;301) with a recess (202, 302);
    - providing at least one Vertical-Cavity Surface-Emitting Laser or VCSEL (203, 303) in the recess (202; 302);
    - depositing metal connections (204; 304) extending between an upper surface of said at least one VCSEL (203, 303) and an upper surface of said submount (201; 301), wherein said recess (202; 302) is dimensioned to hold said at least one VCSEL (203; 303) such that said metal connections (204; 304) are substantially flat; and
    - providing a planar waveguide light coupling device (206) at a distance of at most 30 micrometers from a light emitting surface of said at least one VCSEL (203,303),
    wherein said step of depositing metal connections (204; 304) comprises a plating technique or a lift-off technique.
EP11160547.3A 2011-03-30 2011-03-30 A submount arrangement for VCSELs Active EP2506370B1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
EP11160547.3A EP2506370B1 (en) 2011-03-30 2011-03-30 A submount arrangement for VCSELs
DK11160547.3T DK2506370T3 (en) 2011-03-30 2011-03-30 Submount device for VCSELs
PCT/EP2011/072281 WO2012130345A1 (en) 2011-03-30 2011-12-09 Vcsel with submount arrangement

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP11160547.3A EP2506370B1 (en) 2011-03-30 2011-03-30 A submount arrangement for VCSELs

Publications (2)

Publication Number Publication Date
EP2506370A1 EP2506370A1 (en) 2012-10-03
EP2506370B1 true EP2506370B1 (en) 2015-10-28

Family

ID=44276215

Family Applications (1)

Application Number Title Priority Date Filing Date
EP11160547.3A Active EP2506370B1 (en) 2011-03-30 2011-03-30 A submount arrangement for VCSELs

Country Status (3)

Country Link
EP (1) EP2506370B1 (en)
DK (1) DK2506370T3 (en)
WO (1) WO2012130345A1 (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2746828B1 (en) 2012-12-19 2019-08-21 Huawei Technologies Co., Ltd. Optical interposer
JP6929103B2 (en) * 2017-04-05 2021-09-01 日本ルメンタム株式会社 Optical module
CN109449754B (en) * 2018-11-27 2023-12-01 佛山市国星半导体技术有限公司 Vertical cavity surface emitting laser and manufacturing method thereof
US11002926B1 (en) 2019-11-07 2021-05-11 Hewlett Packard Enterprise Development Lp Wavelength division multiplexing optical module

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20010031117A1 (en) * 2000-04-07 2001-10-18 Steinberg Dan A. Methods and devices for coupling optoelectronic packages
US20050147360A1 (en) * 2004-01-02 2005-07-07 Kyu-Sub Kwak Vertical cavity surface emitting laser module
JP2007187870A (en) * 2006-01-13 2007-07-26 Hitachi Cable Ltd Optical module comprising structure of optical element embedded in substrate
JP2008090218A (en) * 2006-10-05 2008-04-17 Matsushita Electric Ind Co Ltd Optical element module

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR910006706B1 (en) * 1988-12-12 1991-08-31 삼성전자 주식회사 Manufacturing method of light emitted diode array head
US6588949B1 (en) 1998-12-30 2003-07-08 Honeywell Inc. Method and apparatus for hermetically sealing photonic devices
US7004644B1 (en) * 1999-06-29 2006-02-28 Finisar Corporation Hermetic chip-scale package for photonic devices
US6853007B2 (en) 2001-12-28 2005-02-08 Finisar Corporation Submount for vertical cavity surface emitting lasers and detectors
JP2005038956A (en) * 2003-07-17 2005-02-10 Matsushita Electric Ind Co Ltd Optical component and manufacturing method thereof
DE102004050371A1 (en) * 2004-09-30 2006-04-13 Osram Opto Semiconductors Gmbh Optoelectronic component with a wireless contact
JP5209177B2 (en) * 2005-11-14 2013-06-12 新光電気工業株式会社 Semiconductor device and manufacturing method of semiconductor device

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20010031117A1 (en) * 2000-04-07 2001-10-18 Steinberg Dan A. Methods and devices for coupling optoelectronic packages
US20050147360A1 (en) * 2004-01-02 2005-07-07 Kyu-Sub Kwak Vertical cavity surface emitting laser module
JP2007187870A (en) * 2006-01-13 2007-07-26 Hitachi Cable Ltd Optical module comprising structure of optical element embedded in substrate
JP2008090218A (en) * 2006-10-05 2008-04-17 Matsushita Electric Ind Co Ltd Optical element module

Also Published As

Publication number Publication date
WO2012130345A1 (en) 2012-10-04
DK2506370T3 (en) 2016-01-18
EP2506370A1 (en) 2012-10-03

Similar Documents

Publication Publication Date Title
US11005001B2 (en) Opto-electronic modules and methods of manufacturing the same and appliances and devices comprising the same
US9786820B2 (en) Opto-electronic module and method for manufacturing the same
US6970491B2 (en) Planar and wafer level packaging of semiconductor lasers and photo detectors for transmitter optical sub-assemblies
US20170108655A1 (en) Photonic package architecture
US7333683B2 (en) Structure and method for mounting LSI package onto photoelectric wiring board, information processing apparatus, optical interface, and photoelectric wiring board
JP3731542B2 (en) Optical module and optical module mounting method
CN103250471B (en) Printed circuit board assembly and a method for manufacturing the printed circuit board assembly
JP2002534813A (en) Photon device sealing method and device
JP2005234053A (en) Optical wiring substrate and manufacturing method of the optical wiring substrate
EP2506370B1 (en) A submount arrangement for VCSELs
US20030103740A1 (en) Transceiver for LC connector
US20060115206A1 (en) Optoelectronic transmitting and/or receiving arrangement
US8981413B2 (en) Optical communication module and method for making the same
KR101012757B1 (en) A photoelectric conversion module formed in a printed circuit board and a lsi package comprising the same
JP2006133763A (en) Structure and method of mounting lsi package to photoelectric wiring board, information processing apparatus, optical interface and photoelectric wiring board
KR20220129800A (en) Optical Device Module Package
US20220075112A1 (en) Integration of an active component on a photonics platform
JP2009021430A (en) Surface type optical element and optical module
KR100593995B1 (en) Vertical cavity surface emitting laser module
JP4477151B2 (en) Integrated laser-based light source
US20240061084A1 (en) Driver chip, packaging method for optical filter structure, optical sensor device and packaging method thereof
JP2012093450A (en) Optical module
JP2009194229A (en) Semiconductor light-emitting device and fabrication method therefor
CN110546831A (en) optical transmission device integrated with semiconductor laser driving circuit chip and manufacturing method thereof

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

17P Request for examination filed

Effective date: 20130403

17Q First examination report despatched

Effective date: 20140506

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: HUAWEI TECHNOLOGIES CO., LTD.

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

RIC1 Information provided on ipc code assigned before grant

Ipc: H01S 5/42 20060101ALN20150417BHEP

Ipc: H01S 5/02 20060101AFI20150417BHEP

Ipc: H01S 5/042 20060101ALN20150417BHEP

Ipc: H01S 5/022 20060101ALI20150417BHEP

Ipc: G02B 6/42 20060101ALI20150417BHEP

INTG Intention to grant announced

Effective date: 20150508

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 758388

Country of ref document: AT

Kind code of ref document: T

Effective date: 20151115

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602011020944

Country of ref document: DE

REG Reference to a national code

Ref country code: DK

Ref legal event code: T3

Effective date: 20160112

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 6

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20151028

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 758388

Country of ref document: AT

Kind code of ref document: T

Effective date: 20151028

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20151028

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20151028

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160228

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20151028

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160128

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20151028

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20151028

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20151028

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20151028

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20151028

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20151028

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160229

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20151028

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20151028

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160129

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20151028

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602011020944

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20151028

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20151028

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20151028

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20160331

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20151028

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20160729

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20151028

Ref country code: LU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160330

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20151028

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20151028

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20160330

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20160331

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20160331

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 7

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20151028

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 8

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20110330

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20151028

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20151028

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20151028

Ref country code: MT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160331

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20151028

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20151028

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20240206

Year of fee payment: 14

Ref country code: GB

Payment date: 20240208

Year of fee payment: 14

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20240213

Year of fee payment: 14

Ref country code: DK

Payment date: 20240314

Year of fee payment: 14