EP2477296B1 - Current sharing method of dc power supply and device thereof - Google Patents

Current sharing method of dc power supply and device thereof Download PDF

Info

Publication number
EP2477296B1
EP2477296B1 EP10823036.8A EP10823036A EP2477296B1 EP 2477296 B1 EP2477296 B1 EP 2477296B1 EP 10823036 A EP10823036 A EP 10823036A EP 2477296 B1 EP2477296 B1 EP 2477296B1
Authority
EP
European Patent Office
Prior art keywords
current
local host
bus
sending time
sending
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
EP10823036.8A
Other languages
German (de)
English (en)
French (fr)
Other versions
EP2477296A1 (en
EP2477296A4 (en
Inventor
Chuan He
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ZTE Corp
Original Assignee
ZTE Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ZTE Corp filed Critical ZTE Corp
Publication of EP2477296A1 publication Critical patent/EP2477296A1/en
Publication of EP2477296A4 publication Critical patent/EP2477296A4/en
Application granted granted Critical
Publication of EP2477296B1 publication Critical patent/EP2477296B1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02JCIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J1/00Circuit arrangements for dc mains or dc distribution networks
    • H02J1/10Parallel operation of dc sources
    • H02J1/102Parallel operation of dc sources being switching converters
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P80/00Climate change mitigation technologies for sector-wide applications
    • Y02P80/10Efficient use of energy, e.g. using compressed air or pressurized fluid as energy carrier
    • Y02P80/14District level solutions, i.e. local energy networks

Definitions

  • the present invention relates to the telecom power supply technology, and particularly, to a processing method and device for guaranteeing an output load equipartition when a large number of rectifier modules are in parallel connection.
  • Related technology is known from US4,924,170 , and US 2008/0309300 A1 .
  • the demand for communication power supply also increases gradually, and a mode of paralleling modules is adopted in the system to adapt to the increase of the power demand and also can implement redundancy of the power module to improve reliability at the same time with the increase of the power.
  • a mode of paralleling modules is adopted in the system to adapt to the increase of the power demand and also can implement redundancy of the power module to improve reliability at the same time with the increase of the power.
  • the different loads of the rectifier modules make the output current of each module different, and the reliability of the system is reduced since part of the rectifier modules have large loads and some have rather small loads.
  • the method for implementing current sharing control has an analog mode and a digital mode. Since the rectifier current sharing implemented by the analog mode has disadvantages of low precision resulted from easy to be influenced by circumstance, needing a current sharing bus and limited number of parallel connections and so on, the current sharing solution of the digital mode gradually appears.
  • each rectifier module sends the output current of the local host in the way of communication, and then each rectifier collects the output current of all rectifiers in the system and calculates the average current, which is taken as a reference to perform current sharing control.
  • Another is master-slave method, that is, the system has a master machine, which sends the local host current in the way of communication, and other rectifiers are slave machines, which follow the current of the master machine to reach the purpose of current sharing.
  • the communication traffic In the average current method, it needs to acquire the output currents of all rectifier modules in the parallel system, and the communication traffic also increases with the increase of the number of parallel connections. If the number of parallel connections is N, the communication traffic is N/2 times, which will cause a huge pressure on the communication and a bottleneck of the increase of the number of parallel connections.
  • the number of parallel connections is not limited in theory and is related to the signal attenuation of communication physical paths.
  • the current sharing will fail when the master machine breaks down. To avoid this problem, a complicated fault detection mechanism for the master machine must be adopted.
  • the technical problem required to be solved by the present invention is to provide a current sharing method and device for the DC power supply, and specifically, to provide a current sharing processing scheme for the DC power supply with small communication traffic, no master-slave machines and simple control with respect to the disadvantages that large communication traffic or master machine existence and complicated processing in the digital current sharing mode in the existing technology.
  • the document provides a current sharing method for the DC power supply, and the method comprises:
  • the above method can be further characterized in that:
  • the above method can be further characterized in that:
  • the document provides a current sharing device for the DC power supply, and the current sharing device comprises a DC control module and a bus current management module, wherein:
  • the bus current management module comprises a signal processing unit, a current positioning unit, a timing sending control unit and a communication unit
  • the signal processing unit comprises a hardware sampling circuit and an Analog-to-Digital (A/D) conversion circuit, and is configured to perform sampling and A/D conversion processing on signals of DC voltage and DC current output by a local host
  • the current positioning unit is configured to: calculate the sending time of the local host current according to the bus current latest detected by the communication unit, the local host current latest detected by the signal processing unit, and the preset corresponding relationship between the difference between the local host current and the bus current and the sending time of the local host current
  • the timing sending control unit comprises a timer, and is configured to: time the sending time of the local host current calculated by the current positioning unit, and judge whether the bus current is received from the communication unit within the timing time of the timer, if a result of the judging is "yes", stop and reset the timer; if the result of the judging is "n
  • the above method can be further characterized in that:
  • the above method can be further characterized in that:
  • the above method can be further characterized in that:
  • FIG. 1 it illustrates a current sharing device for the DC power supply according to the example of the present invention.
  • the device is respectively located on each rectifier module in parallel connection and used to control the output of the rectifier module on which the device is located, thereby implementing current sharing of each rectifier module in parallel connection, and the device comprises a DC control module 11 and a bus current management module 12, wherein:
  • bus current management module 12 is further divided into a signal processing unit 121, a current positioning unit 122, a timing sending control unit 123 and a communication unit 124.
  • the signal processing unit 121 comprises a hardware sampling circuit and an Analog-to-Digital (A/D) conversion circuit, the hardware sampling circuit is configured to: perform sampling on signals of the DC voltage and DC current output by a local host, and the A/D conversion circuit is configured to: perform A/D conversion processing on sampling signals of the voltage and current output by the hardware sampling circuit.
  • the signal processing unit 121 is further configured to: perform calibration processing on the signals of the voltage and current obtained through the A/D conversion processing.
  • the calibration processing refers to formulating the ranges of integer and decimal of data, thereby performing decimal processing conveniently and improving the control precision.
  • the current positioning unit 12 is configured to: calculate the sending time of the local host current according to the bus current latest detected by the communication unit 124 and the local host current latest detected by the signal processing unit 121, and the preset corresponding relationship between the difference between the local host current and the bus current and the sending time of the local host current, thereby converting a current signal into a time signal and then sending the calculated sending time of the local host current to the timing sending control unit 123.
  • the timing sending control unit 123 comprises a timer, and is configured to: start the timer when receiving the sending time of the local host current sent from the current positioning unit 122, wherein the timing time is the sending time of the local host current received by the timing sending control unit 123, and judge whether the bus current is received from the communication unit 124 within the timing time of the timer, if the judging result is yes, stop and reset the timer; otherwise acquire the local host current from the current positioning unit 122 and send the local host current to the communication unit 124 when the timer times out.
  • the timing sending control unit 123 is performing the timing on the basis of a synchronization clock.
  • the communication unit 124 is configured to: acquire the bus current from a communication bus and then send the bus current to the current positioning unit 122 and DC control module 11, and send the current sent from the timing sending control unit 123 to the communication bus as the new bus current.
  • the DC control module 11 comprises a comparator and a rectifier output current control loop (PI), the comparator takes the bus current latest detected by the communication unit 124 as the reference current to compare with the local host current latest detected by the signal processing unit 121; and the PI performs error control according to a comparison result output by the comparator, to make the local host current track the bus current , thereby reaching the purpose of outputting the current sharing.
  • PI rectifier output current control loop
  • FIG. 2 it illustrates a method using the current sharing device shown in FIG. 1 to perform current sharing according to the example of the present invention, and the following steps are included.
  • step S201 the sampling processing and A/D conversion processing are constantly performed on signals of DC voltage and DC current output by a local host.
  • the calibration processing After the A/D conversion processing is performed on the sampling signals of the voltage and current, the calibration processing also can be performed to determine the ranges of integer and decimal of data, which makes a control system be able to perform decimal processing conveniently and improves control precision.
  • step S202 a bus current on a communication bus is constantly detected.
  • step S203 after the bus current is detected, the detected bus current is taken as a reference current signal to perform current sharing control on a local host current obtained through the sampling processing and A/D conversion processing; meanwhile, the sending time of the local host current is also calculated according to the detected bus current and local host current which is obtained through the sampling processing and A/D conversion processing, and a preset corresponding relationship between differences between local host current and the bus current and sending times of the local host current.
  • the schematic diagram of taking the detected bus current as the reference current signal to perform current sharing control on the local host current obtained through the sampling processing and A/D conversion processing is as shown in FIG. 3 , that is, the present invention takes the bus current which replaces the output of a local host voltage loop in the existing technology as the reference current to implement the current sharing control.
  • the present invention provides the above formula is that the calculated value of I e may be positive and also may be negative, while the sending time of the local host current can only be a positive, thus if the factor K is multiplied directly, a numerical value less than zero may appear, but the sending time is impossible to be negative (i.e. advancing). Therefore, a regular time T r is set, increase and reduction are performed on the basis of T r , which guarantees to obtain a delay time greater than zero.
  • T r and K is set according to a specific scenario. For example, as there is a high requirement for current sharing in some scenarios, where T r with higher precision and smaller value and K with higher precision can be set, thereby improving the precision of T s .
  • step S204 the calculated sending time of the local host current is timed, and whether a new bus current is detected is constantly judged within the timing time, and if a new bus current is detected before the timing time times out, proceed to step S203, otherwise proceed to step S205.
  • step S205 when the timing time times out, the local host current is sent to the communication bus as the new bus current, and the flow ends.
  • the bus current may be precisely the local host current, but its origin is acquired from the communication bus, thus all rectifiers can be guaranteed to have the same bus current.
  • FIG. 4 it is a schematic diagram of the rectifier modules in parallel, wherein, the AC inputs and DC outputs of all the rectifier modules are connected in parallel, and a connection is performed between all the rectifier modules through a communication bus CAN.
  • the current sharing device according to FIG. 1 is installed on each rectifier in parallel connection, and the bus current is taken as the reference current to perform current sharing control on the output of each rectifier. Meanwhile, current information of the rectifiers is subtly converted into sending time information, and the bus current is timely updated according to the output variation of each rectifier in the way of regularly sending the sending time.
  • Each current sharing device controlling the current sharing of each rectifier module in the system can adopt a synchronization clock when timing the sending time, to guarantee a timekeeping precision, thereby ensuring accuracy of the current sharing control.
  • the present invention places no limitation on the method for synchronization.
  • the current sharing method and device for the DC power supply provided by the present invention have no master machine and do not need to perform any processing on the fault of the master machine, which avoids a performance decline of the current sharing caused by the handover of the master machine and operations such as the master machine competition mechanism related to the master machine.
  • the current sharing control only needs to acquire the bus current at any time, which greatly decreases the communication traffic when compared with the average current method, and will not increase the communication traffic with the increase of the number of parallel connections, making the number of parallel connections not limited by the communication.
  • the current sharing method has both advantages of the low communication traffic of master-slave mode and the simple control of average mode, which reduces the difficulty of system development and improves the system reliability.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Direct Current Feeding And Distribution (AREA)
  • Rectifiers (AREA)
EP10823036.8A 2009-10-14 2010-09-15 Current sharing method of dc power supply and device thereof Active EP2477296B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN200910179959.5A CN101667729B (zh) 2009-10-14 2009-10-14 一种直流电源的均流方法和装置
PCT/CN2010/076928 WO2011044806A1 (zh) 2009-10-14 2010-09-15 一种直流电源的均流方法和装置

Publications (3)

Publication Number Publication Date
EP2477296A1 EP2477296A1 (en) 2012-07-18
EP2477296A4 EP2477296A4 (en) 2013-05-01
EP2477296B1 true EP2477296B1 (en) 2016-05-11

Family

ID=41804216

Family Applications (1)

Application Number Title Priority Date Filing Date
EP10823036.8A Active EP2477296B1 (en) 2009-10-14 2010-09-15 Current sharing method of dc power supply and device thereof

Country Status (6)

Country Link
US (1) US8392730B2 (zh)
EP (1) EP2477296B1 (zh)
CN (1) CN101667729B (zh)
ES (1) ES2585256T3 (zh)
RU (1) RU2504885C1 (zh)
WO (1) WO2011044806A1 (zh)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101667729B (zh) * 2009-10-14 2015-03-25 中兴通讯股份有限公司 一种直流电源的均流方法和装置
CN103780078B (zh) * 2012-10-24 2016-12-21 中兴通讯股份有限公司 直流变换器数字并联均流方法及系统
CN102983755B (zh) * 2012-11-26 2014-10-29 中达电通股份有限公司 一种整流模块混插均流控制方法
DE202013101455U1 (de) * 2013-04-05 2014-07-09 Weidmüller Interface GmbH & Co. KG Funktionselektronikmodul
US9455619B1 (en) 2013-11-26 2016-09-27 Lockheed Martin Corporation System and method for implementing current sharing between packaged power supplies
US9621146B2 (en) * 2013-12-19 2017-04-11 Huawei Technologies Co., Ltd. Digital current equalization method and power supply module
CN104009465B (zh) * 2014-05-06 2016-08-24 华南理工大学 一种无主分散型直流电源系统的数字均流方法
CN103984306B (zh) * 2014-05-08 2016-07-06 大连英微电气有限公司 一种用于电源模块的通讯系统
CN110542786B (zh) * 2018-05-29 2022-04-26 中兴通讯股份有限公司 一种均流控制方法、装置、设备及计算机可读存储介质
CN111509998B (zh) * 2020-05-24 2023-10-31 哈尔滨理工大学 基于滑动均流的均流装置及均流方法
CN117318004B (zh) * 2023-11-28 2024-01-23 宝鸡宝钛装备科技有限公司 一种电子枪用高频开关电源系统的并联均流电路

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4924170A (en) * 1989-01-03 1990-05-08 Unisys Corporation Current sharing modular power supply
JPH05189065A (ja) 1992-01-10 1993-07-30 Fujitsu Ltd 並列運転時の過電圧検出方式
DE19805926A1 (de) * 1998-02-13 1999-08-19 Bosch Gmbh Robert Vorrichtung und Verfahren zum gesteuerten Parallelbetrieb von Gleichspannungswandlern
US6788036B1 (en) * 2003-03-28 2004-09-07 Ower-One Limited Method and system for current sharing among a plurality of power modules
CN100553066C (zh) * 2004-05-19 2009-10-21 力博特公司 电源系统及实现均流的方法
US7479772B2 (en) * 2005-02-25 2009-01-20 The Regents Of The University Of Colorado Active current sharing multiphase DC-DC converter
US7235957B2 (en) * 2005-06-08 2007-06-26 System General Corp. Power supply with current-sharing control and current-sharing method thereof
US7282899B1 (en) * 2006-06-09 2007-10-16 International Business Machines Corporation Active impendance current-share method
US7772821B2 (en) * 2007-06-12 2010-08-10 Analog Devices, Inc. Digital current share bus interface
US8120203B2 (en) * 2008-07-18 2012-02-21 Intersil Americas Inc. Intelligent management of current sharing group
CN101667729B (zh) 2009-10-14 2015-03-25 中兴通讯股份有限公司 一种直流电源的均流方法和装置

Also Published As

Publication number Publication date
EP2477296A1 (en) 2012-07-18
ES2585256T3 (es) 2016-10-04
RU2012117957A (ru) 2013-11-20
RU2504885C1 (ru) 2014-01-20
US20120204053A1 (en) 2012-08-09
CN101667729B (zh) 2015-03-25
US8392730B2 (en) 2013-03-05
CN101667729A (zh) 2010-03-10
WO2011044806A1 (zh) 2011-04-21
EP2477296A4 (en) 2013-05-01

Similar Documents

Publication Publication Date Title
EP2477296B1 (en) Current sharing method of dc power supply and device thereof
US9806631B2 (en) Apparatus for controlling paralleled inverter
US9476922B2 (en) Measuring device, protection relay, and program product
JP5331656B2 (ja) 電源装置
JP2011234128A (ja) シリアル通信用ボーレート検出装置およびシリアル通信用ボーレート補正装置ならびにシリアル通信用ボーレート検出方法
CN109947030A (zh) 伺服内部控制周期动态跟随EtherCat总线同步周期的方法
US10741860B2 (en) Fuel cell apparatus, fuel cell system, and control method for fuel cell system
US8271816B2 (en) System and method for statistics recording of power devices
CN112072706A (zh) 一种逆变器并机同步锁相方法
CN103092258A (zh) 时钟产生电路自校正系统及其校正方法
JP5867605B2 (ja) 故障診断システム、故障診断装置及び故障診断方法
CN109960244B (zh) 一种数字输入量合并单元闭环检测方法及系统
CN112327707B (zh) 伺服驱动器的时序控制方法、装置和系统
CN110988599B (zh) 配电故障指示器分布式录波高精度同步方法
CN111987699A (zh) 一种交流线路的电流差动保护数据同步方法及相关装置
CN110620630B (zh) 时间同步方法、装置、网络设备及计算机可读存储介质
CN116566534A (zh) 时间的同步方法、装置、车辆和可读存储介质
US20200065200A1 (en) Counter circuitry and methods
CN103888238A (zh) 一种基于网络补偿的多sv链路数据同步方法与装置
CN108650068B (zh) 一种不间断电源并机的同步信号传输方法和系统
JP2015186067A (ja) 電力変換装置並びにノード間の同期方法
KR101923233B1 (ko) 풀 디지털 방식 변전 시스템의 프로세스 레벨에서 시작 오차 변화율을 이용한 시각 동기화 장치 및 방법
US11890949B2 (en) Communication system
WO2023105554A1 (ja) 制御・監視信号伝送システム
KR101071941B1 (ko) 보호 계전기의 위상각 차 보상 장치 및 이를 이용한 계산상 위상각 차 보상 방법

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20120322

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO SE SI SK SM TR

DAX Request for extension of the european patent (deleted)
A4 Supplementary search report drawn up and despatched

Effective date: 20130328

RIC1 Information provided on ipc code assigned before grant

Ipc: H02J 1/10 20060101AFI20130322BHEP

17Q First examination report despatched

Effective date: 20140124

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

INTG Intention to grant announced

Effective date: 20151222

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 799342

Country of ref document: AT

Kind code of ref document: T

Effective date: 20160515

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602010033375

Country of ref document: DE

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 7

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20160511

REG Reference to a national code

Ref country code: ES

Ref legal event code: FG2A

Ref document number: 2585256

Country of ref document: ES

Kind code of ref document: T3

Effective date: 20161004

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160511

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160811

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160511

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160511

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 799342

Country of ref document: AT

Kind code of ref document: T

Effective date: 20160511

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160511

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160511

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160511

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160812

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160912

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160511

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160511

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160511

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160511

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160511

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160511

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602010033375

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20160511

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160511

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160511

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160511

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20170214

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160511

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160511

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20160930

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20160930

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20160915

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20160915

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 8

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20100915

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160511

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160511

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160511

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160511

Ref country code: MT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20160930

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160511

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 9

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160511

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20230727

Year of fee payment: 14

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20230710

Year of fee payment: 14

Ref country code: DE

Payment date: 20230718

Year of fee payment: 14

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: ES

Payment date: 20231005

Year of fee payment: 14