EP2335374A4 - Circuit d'échantillonnage de données et procédé de récupération d'horloge et de données - Google Patents

Circuit d'échantillonnage de données et procédé de récupération d'horloge et de données

Info

Publication number
EP2335374A4
EP2335374A4 EP08877195A EP08877195A EP2335374A4 EP 2335374 A4 EP2335374 A4 EP 2335374A4 EP 08877195 A EP08877195 A EP 08877195A EP 08877195 A EP08877195 A EP 08877195A EP 2335374 A4 EP2335374 A4 EP 2335374A4
Authority
EP
European Patent Office
Prior art keywords
data
clock
sampling circuit
recovery
data recovery
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP08877195A
Other languages
German (de)
English (en)
Other versions
EP2335374A1 (fr
Inventor
Wilhelm C Fischer
David A Inglis
Yusuke Ota
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ZENKO TECHNOLOGIES Inc
Original Assignee
ZENKO TECHNOLOGIES Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ZENKO TECHNOLOGIES Inc filed Critical ZENKO TECHNOLOGIES Inc
Publication of EP2335374A1 publication Critical patent/EP2335374A1/fr
Publication of EP2335374A4 publication Critical patent/EP2335374A4/fr
Withdrawn legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0337—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals
    • H04L7/0338—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals the correction of the phase error being performed by a feed forward loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/0805—Details of the phase-locked loop the loop being adapted to provide an additional control signal for use outside the loop

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
EP08877195A 2008-10-02 2008-10-02 Circuit d'échantillonnage de données et procédé de récupération d'horloge et de données Withdrawn EP2335374A4 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/US2008/011416 WO2010039108A1 (fr) 2008-10-02 2008-10-02 Circuit d'échantillonnage de données et procédé de récupération d'horloge et de données

Publications (2)

Publication Number Publication Date
EP2335374A1 EP2335374A1 (fr) 2011-06-22
EP2335374A4 true EP2335374A4 (fr) 2012-03-28

Family

ID=42073727

Family Applications (1)

Application Number Title Priority Date Filing Date
EP08877195A Withdrawn EP2335374A4 (fr) 2008-10-02 2008-10-02 Circuit d'échantillonnage de données et procédé de récupération d'horloge et de données

Country Status (3)

Country Link
EP (1) EP2335374A4 (fr)
CA (1) CA2774482C (fr)
WO (1) WO2010039108A1 (fr)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8724764B2 (en) * 2012-05-30 2014-05-13 Xilinx, Inc. Distortion tolerant clock and data recovery
US9274545B2 (en) 2013-10-24 2016-03-01 Globalfoundries Inc. Apparatus and method to recover a data signal
CN113886315B (zh) * 2021-09-23 2024-05-03 珠海一微半导体股份有限公司 一种时钟数据恢复系统、芯片及时钟数据恢复方法

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1061691A2 (fr) * 1999-06-15 2000-12-20 Matsushita Electric Industrial Co., Ltd. Circuit PLL digital pour données en mode rafale et circuit de réception optique utilisant ce dernier
WO2006011830A2 (fr) * 2004-07-20 2006-02-02 Igor Anatolievich Abrosimov Circuit resynchroniseur de recuperation de donnees a recuperation rapide a partir d'un mode faible puissance
US20070064848A1 (en) * 2005-09-21 2007-03-22 Jayen Desai Clock recovery
US20080152057A1 (en) * 2000-08-30 2008-06-26 Lee Sang-Hyun Data Recovery Using Data Eye Tracking

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4486739A (en) 1982-06-30 1984-12-04 International Business Machines Corporation Byte oriented DC balanced (0,4) 8B/10B partitioned block transmission code
US20020085656A1 (en) * 2000-08-30 2002-07-04 Lee Sang-Hyun Data recovery using data eye tracking
US7983368B2 (en) * 2006-12-11 2011-07-19 International Business Machines Corporation Systems and arrangements for clock and data recovery in communications
TW200835178A (en) * 2007-02-02 2008-08-16 Smedia Technology Corp Multi-sampling data recovery circuit and method applicable to receiver

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1061691A2 (fr) * 1999-06-15 2000-12-20 Matsushita Electric Industrial Co., Ltd. Circuit PLL digital pour données en mode rafale et circuit de réception optique utilisant ce dernier
US20080152057A1 (en) * 2000-08-30 2008-06-26 Lee Sang-Hyun Data Recovery Using Data Eye Tracking
WO2006011830A2 (fr) * 2004-07-20 2006-02-02 Igor Anatolievich Abrosimov Circuit resynchroniseur de recuperation de donnees a recuperation rapide a partir d'un mode faible puissance
US20070064848A1 (en) * 2005-09-21 2007-03-22 Jayen Desai Clock recovery

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of WO2010039108A1 *

Also Published As

Publication number Publication date
WO2010039108A1 (fr) 2010-04-08
EP2335374A1 (fr) 2011-06-22
CA2774482C (fr) 2015-12-01
CA2774482A1 (fr) 2010-04-08

Similar Documents

Publication Publication Date Title
EP2204964A4 (fr) Procédé et dispositif de réalisation d'une synchronisation de données
ZA201003528B (en) Data process device and data process method
TWI318051B (en) Method and circuit for timing recovery
EP2493105A4 (fr) Procédé et système de récupération de paquets de données multimédia perdus
EP2499780A4 (fr) Procédé et appareil permettant de fournir et de recevoir des données
EP2474911A4 (fr) Système de synchronisation de données et procédé de synchronisation de données
EP2162823A4 (fr) Dispositif et procede de reception de donnees
EP2368178A4 (fr) Procédé et système permettant une synchronisation efficace des données
PT3852290T (pt) Método para alinhamento de dados e aparelho do mesmo
GB0819221D0 (en) Data analysis method and system
HK1149962A1 (en) Method and device for data export
TWI369115B (en) Signal interleaving for serial clock and data recovery
TWI368902B (en) Clock generation circuit, recording device and clock generation method
EP2079210A4 (fr) Dispositif de récupération de données d'horloge
EP2163989A4 (fr) Procédé et dispositif permettant une synchronisation de données entre des terminaux
EP2436139A4 (fr) Appareil de récupération d'horloge
GB0806157D0 (en) Improved clock recovery of serial data signal
EP2277453A4 (fr) Procédé de collecte de données
EP2336898A4 (fr) Procédé et système de traitement de données électroniques
GB201109859D0 (en) A method and system for analysing data sequences
GB2446511B (en) Clock correction circuit and method
TWI341537B (en) Method and circuit for generating memory clock signal
EP2487598A4 (fr) Procédé et dispositif de mise à niveau de carte de données
EP2335374A4 (fr) Circuit d'échantillonnage de données et procédé de récupération d'horloge et de données
TWI368219B (en) Data recovery system and method

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20110426

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MT NL NO PL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL BA MK RS

DAX Request for extension of the european patent (deleted)
A4 Supplementary search report drawn up and despatched

Effective date: 20120229

RIC1 Information provided on ipc code assigned before grant

Ipc: H04L 7/00 20060101AFI20120223BHEP

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

INTG Intention to grant announced

Effective date: 20180302

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20180713