EP2327102A1 - Procédé pour la mise en contact locale et le dopage local d'une couche semi-conductrice - Google Patents

Procédé pour la mise en contact locale et le dopage local d'une couche semi-conductrice

Info

Publication number
EP2327102A1
EP2327102A1 EP09778000A EP09778000A EP2327102A1 EP 2327102 A1 EP2327102 A1 EP 2327102A1 EP 09778000 A EP09778000 A EP 09778000A EP 09778000 A EP09778000 A EP 09778000A EP 2327102 A1 EP2327102 A1 EP 2327102A1
Authority
EP
European Patent Office
Prior art keywords
layer
semiconductor
doping
local
semiconductor layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP09778000A
Other languages
German (de)
English (en)
Inventor
Ralf Preu
Andreas Grohe
Daniel Biro
Jochen Rentsch
Marc Hofmann
Jan-Frederik Nekarda
Andreas Wolf
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fraunhofer Gesellschaft zur Forderung der Angewandten Forschung eV
Original Assignee
Fraunhofer Gesellschaft zur Forderung der Angewandten Forschung eV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fraunhofer Gesellschaft zur Forderung der Angewandten Forschung eV filed Critical Fraunhofer Gesellschaft zur Forderung der Angewandten Forschung eV
Publication of EP2327102A1 publication Critical patent/EP2327102A1/fr
Withdrawn legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/02—Details
    • H01L31/0224—Electrodes
    • H01L31/022408—Electrodes for devices characterised by at least one potential jump barrier or surface barrier
    • H01L31/022425—Electrodes for devices characterised by at least one potential jump barrier or surface barrier for solar cells
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/22—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
    • H01L21/225—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities using diffusion into or out of a solid from or into a solid phase, e.g. a doped oxide layer
    • H01L21/2251—Diffusion into or out of group IV semiconductors
    • H01L21/2254—Diffusion into or out of group IV semiconductors from or through or into an applied layer, e.g. photoresist, nitrides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00—Energy generation through renewable energy sources
    • Y02E10/50—Photovoltaic [PV] energy
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00—Energy generation through renewable energy sources
    • Y02E10/50—Photovoltaic [PV] energy
    • Y02E10/52—PV systems with concentrators

Definitions

  • the invention relates to a method for local contacting and local doping of a semiconductor layer, as well as a semiconductor structure at least with a local doping.
  • Such a method is used in particular for the production of solar cells and is described for example in DE 100 46 170 A1.
  • the object of the present invention is to improve the known method in that the contact properties, in particular with regard to the recombination properties of the semiconductor surface in the area of the contact, are improved so that a further optimization of the efficiency of the solar cell is achieved and / or the manufacturing costs are further reduced ,
  • the method according to the invention for the local contacting and local doping of a semiconductor layer comprises a method step A, in which a layer structure is produced on the semiconductor layer.
  • the semiconductor layer typically consists of a semiconductor wafer, such as a silicon wafer.
  • the method according to the invention can also be applied to any other semiconductor layers, for example a semiconductor layer on the surface of a multilayer structure.
  • the method step A in turn comprises method steps i. and ii., wherein in method step i. at least one intermediate layer is applied to one side of the semiconductor layer. Subsequently, in method step ii. at least one metal layer on the in step i. applied last applied intermediate layer, wherein the metal layer at least partially covers the last applied intermediate layer.
  • the intermediate layer When using the method according to the invention for producing a backside contact, the intermediate layer will typically cover substantially the entire side of the semiconductor layer and the metal layer will cover the
  • the intermediate layer substantially completely.
  • the intermediate layer only partially covers the side of the semiconductor layer and / or the metal layer only partially covers the intermediate layer.
  • the layer structure is locally heated, such that a melt mixture of at least partial regions of at least the layers of metal layer, intermediate layer and semiconductor layer briefly forms in a local region and, after solidification of the melt mixture
  • the melt mixture is preferably formed from partial regions of all intermediate layers, metal layer and semiconductor layer. Between the metal layer and the semiconductor layer there is thus an electrically conductive connection in the region of the location of the solidified melt mixture.
  • At least one intermediate layer is a doping layer.
  • This doping layer includes a dopant, wherein the dopant has a greater solid-state solubility in the semiconductor layer than the solid-state solubility of the metal of the metal layer in the semiconductor layer.
  • the invention is based on the recognition of the applicant that by the
  • the method according to the invention it is possible for the first time by local heating of the layer structure, preferably by a radiation source, in particular a laser, to simultaneously produce a local high doping and the electrical contacting between metal layer and semiconductor layer.
  • a radiation source in particular a laser
  • the inventive method has the particular advantage that the local high doping mandatory in the subregion of
  • Semiconductor layer is formed in which the electrical contact between the metal layer and the semiconductor layer takes place. A local maladjustment between the areas of local high doping and the electrical contact is thus excluded.
  • the method according to the invention furthermore has the advantage over previously known methods for local high doping that removal of the doping layer can be avoided. Rather, both the doping layer and the metal layer remain on the semiconductor structure and, for example, on the finished solar cell, so that no additional process steps for removing the doping layer are necessary.
  • the local high doping with the dopant significantly improves the contact properties, in particular reduces the contact resistance between the semiconductor layer and the metal layer, and significantly shields the interface between the semiconductor surface and the metal layer against minority carrier recombination and thus improves the electrical properties.
  • the object is further achieved by a semiconductor structure according to the invention according to claim 18.
  • the semiconductor structure comprises a
  • Semiconductor layer at least one intermediate layer on one side of the semiconductor layer and at least one metal layer which at least partially covers the intermediate layer or, in the case of a plurality of intermediate layers, the last deposited intermediate layer or the intermediate layer located farthest from the semiconductor layer, the semiconductor structure having at least one local area a solidified melt mixture of subregions of at least the layers metal layer, first layer and semiconductor layer, so that metal layer and semiconductor layer are electrically conductively connected at the location of the solidified melt mixture.
  • the solidified melt mixture is the result of a local short-term heating, which causes locally briefly a melt mixture of said layers.
  • At least one intermediate layer is a doping layer which includes a dopant, wherein the dopant has a greater solubility in the semiconductor layer than the metal of the metal layer.
  • the semiconductor structure according to the invention is preferably produced by means of the method according to the invention.
  • a minimum concentration of the dopant in the doping layer is advantageous:
  • the concentration of the dopant in the doping layer is greater than equal to 1 x10 21 cm "3. It is particularly advantageous that the concentration is greater than or equal 5x10 21 cm '. 3
  • the doping concentration of the dopant area normalized per unit area of the interface semiconductor layer / doping layer at least 2.5x10 14 cm "2, in particular at least 1 x10 15 cm" 2. If the doping layer is applied to an intermediate layer, the abovementioned values per unit area of the interface between the intermediate layer and the doping layer are advantageous.
  • the doping layer is formed as borosilicate glass.
  • the first deposited on the semiconductor layer intermediate layer has a passivating effect in terms of
  • the doping layer is applied between the semiconductor layer and metal layer, only the doping layer is applied and the doping layer is formed such that it achieves the passivation effect described above.
  • the doping layer is advantageously thinner than 1 .mu.m, in particular thinner than 500 nm. This ensures sufficient heat transfer when the heat is locally introduced to produce the melt layer.
  • the local melting takes place in a substantially point- or line-shaped region.
  • the local area in which the layers are melted advantageously has a diameter of less than 500 ⁇ m, in particular less than 200 ⁇ m. This ensures that no damage to the crystal structure of the semiconductor and thus no impairment of the electrical properties occurs in the adjacent areas in which no contact takes place.
  • a multiplicity of local contacts and local high dopings are produced by the method according to the invention.
  • the total area fraction of all local melted regions on the overall surface of the semiconductor layer is less than 20%, in particular less than 5%. Too high a proportion of high doping and electrical contacting areas would result in increased minority carrier recombination, the above percentages ensuring an optimized ratio between the local high doping contacted areas and the high passivation areas.
  • process step B a local heating of the layer structure takes place in such a way that a melt mixture is formed.
  • step B the local heating is carried out such that at least the temperature of the eutectic point of the melt mixture is achieved, in particular that the layer structure is locally heated to at least 550 degrees Celsius.
  • the method according to the invention has the advantage that no removal of the doping layer is necessary.
  • the transport of the charge carriers starting from the semiconductor layer thus takes place from the semiconductor layer over the region of the solidified melt mixture into the metal layer and from there into optionally connected external circuits or an adjacent solar cell in the case of module interconnection.
  • the metal layer is designed to minimize losses due to series resistive resistances. Therefore, it is advantageous if the doping layer has a sheet resistance which is at least a factor of 10, in particular at least a factor of 100, preferably at least a factor of 1000 greater than the sheet resistance of the metal layer, so that the current transport parallel to the surface of the semiconductor layer in Substantially in the semiconductor layer and in the metal layer, but not in the doping layer takes place.
  • the doping layer is electrically insulating. This additionally forms a barrier against undesired contacts between the metal layer and the semiconductor layer.
  • At least the first layer applied to the semiconductor layer is an optically transparent layer, in particular a layer transparent in the wavelength range from 300 nm to 1500 nm.
  • a further increase in the efficiency of the solar cell can be achieved with the method according to the invention, in which an additional intermediate layer between doping layer and metal layer is applied in an advantageous embodiment, this intermediate layer without corrosive properties to the metal layer.
  • this intermediate layer without corrosive properties to the metal layer.
  • Such layers are preferably made of the materials silicon dioxide or silicon nitride or silicon carbide.
  • an additional intermediate layer is applied between the semiconductor layer and the doping layer.
  • This intermediate layer is preferably made of silicon dioxide or amorphous silicon or amorphous silicon nitride or aluminum oxide. It is likewise within the scope of the invention to produce such an intermediate layer from a combination of the aforementioned, as described, for example, in M. Hofmann et al, Proceedings of the 21st EU PVSEC, Dresden, 2006.
  • these layers have a very good passivating effect on the surface recombination properties of the surface of the semiconductor layer.
  • a passivation layer of about 10 nm to 30 nm thickness, followed by a doping layer of about 100 nm to 200 nm thickness, then an intermediate layer without corrosive properties to a metal layer, for example a
  • Silicon nitride layer having a thickness of about 30 nm and finally a metal layer, for example an aluminum layer, with a thickness of 0.5 .mu.m to 10 .mu.m, preferably with a thickness of about 2 microns.
  • Figure 2 shows a section of the resulting layer structure at the back of the solar cell according to Figure 1 prior to local melting
  • Figure 3 shows the detail of Figure 2 after melting and solidification of the melt mixture.
  • Solar cells are devices that convert light into electrical energy. Usually they consist of a semiconductor material - usually solar cells are made of silicon - having n- or p-type semiconductor regions. The semiconductor regions are known per se as emitter or base. By incident on the solar cell light positive and negative charge carriers are generated within the solar cell, which are spatially separated at the interface between the n- (emitter) and p-doped (base) semiconductor region, the so-called pn junction. By means of metallic contacts, which are connected to the emitter and to the base, these separate charge carriers can be removed.
  • solar cells consist of full-surface base 2 and emitter regions 3, the emitter 3 being located on the side facing the light, the front side of the solar cell.
  • FIG. 1 shows a known solar cell 1.
  • the rear side of the solar cell 1 is usually provided with a full-surface metal layer 4, are applied to the appropriate back contact pads 5, for example.
  • AIAg AIAg.
  • the emitter region 3 is contacted with a metal grid 6 with the aim of losing as little light as possible by reflection on the metal contact for the solar cell, ie the metal grid 6 has a finger structure in order to cover as little solar cell surface as possible.
  • To optimize the power output of the solar cell 1 is also trying to keep the optical losses due to reflection as small as possible. This is achieved by the deposition so-called antireflection layers 7 (ARC) on the front side surface of the solar cell 1.
  • ARC antireflection layers 7
  • the layer thickness of the antireflection layers 7 is selected so that just destructive interference of the reflected light results in the most energetically important spectral range.
  • Used anti-reflective materials are for. As titanium dioxide, silicon nitride and silica.
  • a reduction in reflection can be achieved by producing a suitable surface texture by means of an etching or mechanical processing method, as is apparent from the solar cell shown in FIG.
  • the emitter region 3 as well as the anti-reflection layer 7 applied to the emitter is structured in such a way that the light incident on the structured surface of the solar cell 1 increases in the pyramid-like structures
  • the electrical contacting of the emitter 3 takes place with a metal mesh 6 which is as slender as possible, of which only a narrow contact finger is shown in FIG.
  • the antireflection layer 7 can also serve as a passivation layer, which on the one hand provides mechanical surface protection but also has intrinsic effects with regard to the reduction of surface recombination processes, which will be discussed in more detail below.
  • FIG. 2 A section of the resulting layer structure on the solar cell rear side is shown in FIG. 2, wherein the layer sequence has been reversed in FIGS. 2 and 3, ie the layer lying lowermost in the solar cell is shown at the top of FIGS. 2 and 3.
  • the rear-side contacts of this solar cell shown in FIG. 1 are advantageously produced by means of the method according to the invention. The generation is explained below with reference to FIGS. 2 and 3, which show a section of a local area in which an electrical local contact and a local high doping are generated at the rear side of the solar cell shown in FIG.
  • a silicon wafer (or silicon wafer) 8 from which the solar cell shown in FIG. 1 was produced, constitutes the semiconductor layer.
  • an approximately 10 nm thin passivating layer 9 is formed on the silicon wafer 8.
  • This doping layer 10 contains the dopant boron in a concentration of about 2 ⁇ 10 21 cm -3 .
  • an approximately 10 nm thick anti-reflection layer 1 1 is applied, which is formed as a silicon dioxide layer.
  • step A ii. the silicon dioxide layer
  • the dopant boron has a solubility of about 3 ⁇ 10 19 cm -3 in silicon compared to the much lower solubility of aluminum of 3 ⁇ 10 18 cm -3 in silicon. In the recrystallization, therefore, the boron, due to the much higher solubility, is incorporated at a much higher concentration in the crystal lattice of the silicon structure resulting from the solidification, compared to the aluminum.
  • the solidified region thus has a local boron high doping and, in addition, an electrical contact between the metal layer 12 and the silicon wafer 8 is produced (method step D).
  • the inventive method thus has advantages over the previously known method for the local contacting of a solar cell according to DE 100 46 170 A1: Due to the higher doping with boron in the area of the electrical contacting, a significantly lower recombination rate is realized at the contacts. In this way, an increased number of contact points, that is, an increased total area of the electrical contact can be realized without the increased efficiency of the solar cell would be reduced due to increased recombination. Due to the increased total area of the electrical contact, however, the electrical line resistance decreases when the charge carriers are removed from the silicon wafer via the metal layer, so that overall the efficiency of the solar cell is increased.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Electromagnetism (AREA)
  • Manufacturing & Machinery (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Sustainable Development (AREA)
  • Sustainable Energy (AREA)
  • Photovoltaic Devices (AREA)

Abstract

L'invention concerne un procédé pour la mise en contact locale et le dopage local d'une couche semi-conductrice, comprenant les étapes suivantes : A génération d'une structure de couche sur la couche semi-conductrice par i. application d'au moins une couche intermédiaire sur un côté de la couche semi-conductrice et ii. application d'au moins une couche de métal sur la couche intermédiaire appliquée en dernier à l'étape i, la couche de métal recouvrant au moins en partie la couche intermédiaire appliquée en dernier, B réchauffement local de la structure de couche, de telle sorte que se forme, dans une zone locale, pendant une courte durée, un mélange fondu provenant au moins de zones partielles au moins de la couche de métal, de la couche intermédiaire et de la couche semi-conductrice, et de sorte qu'une mise en contact de la couche de métal et de la couche semi-conductrice s'effectue après la solidification du mélange fondu. Il est important que, à l'étape A, i., au moins une couche intermédiaire réalisée sous forme de couche de dopage soit appliquée, cette couche contenant une matière de dopage, la matière de dopage présentant dans la couche semi-conductrice une solubilité plus grande que le métal de la couche métallique.
EP09778000A 2008-08-29 2009-08-20 Procédé pour la mise en contact locale et le dopage local d'une couche semi-conductrice Withdrawn EP2327102A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE102008044882A DE102008044882A1 (de) 2008-08-29 2008-08-29 Verfahren zur lokalen Kontaktierung und lokalen Dotierung einer Halbleiterschicht
PCT/EP2009/006037 WO2010022889A1 (fr) 2008-08-29 2009-08-20 Procédé pour la mise en contact locale et le dopage local d'une couche semi-conductrice

Publications (1)

Publication Number Publication Date
EP2327102A1 true EP2327102A1 (fr) 2011-06-01

Family

ID=41227547

Family Applications (1)

Application Number Title Priority Date Filing Date
EP09778000A Withdrawn EP2327102A1 (fr) 2008-08-29 2009-08-20 Procédé pour la mise en contact locale et le dopage local d'une couche semi-conductrice

Country Status (7)

Country Link
US (1) US8828790B2 (fr)
EP (1) EP2327102A1 (fr)
JP (1) JP2012501075A (fr)
KR (1) KR20110048068A (fr)
CN (1) CN102197491B (fr)
DE (1) DE102008044882A1 (fr)
WO (1) WO2010022889A1 (fr)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104425633B (zh) * 2013-08-30 2016-11-16 中国科学院宁波材料技术与工程研究所 一种介质钝化膜和太阳能电池及其制备方法
CN104269470B (zh) * 2014-09-22 2017-06-16 南昌大学 能够释放应力的垂直结构led薄膜芯片的制备方法

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10045249A1 (de) 2000-09-13 2002-04-04 Siemens Ag Photovoltaisches Bauelement und Verfahren zum Herstellen des Bauelements
DE10046170A1 (de) 2000-09-19 2002-04-04 Fraunhofer Ges Forschung Verfahren zur Herstellung eines Halbleiter-Metallkontaktes durch eine dielektrische Schicht
US7790574B2 (en) * 2004-12-20 2010-09-07 Georgia Tech Research Corporation Boron diffusion in silicon devices
US20070137692A1 (en) * 2005-12-16 2007-06-21 Bp Corporation North America Inc. Back-Contact Photovoltaic Cells
DE102006040352B3 (de) 2006-08-29 2007-10-18 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Verfahren zum Aufbringen von elektrischen Kontakten auf halbleitende Substrate, halbleitendes Substrat und Verwendung des Verfahrens
DE102006046726A1 (de) * 2006-10-02 2008-04-03 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Solarzelle mit strukturierter Rückseitenpassivierungsschicht aus SIOx und SINx sowie Verfahren zur Herstellung

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
DHAMRIN M ET AL: "Quality evaluation and improvement of iron-doped electromagnetic multycrystalline silicon wafers", SOLAR ENERGY MATERIALS AND SOLAR CE, ELSEVIER SCIENCE PUBLISHERS, AMSTERDAM, NL, vol. 74, no. 1-4, 1 October 2002 (2002-10-01), pages 203 - 211, XP004376943, ISSN: 0927-0248, DOI: 10.1016/S0927-0248(02)00067-3 *
See also references of WO2010022889A1 *
SLAOUI A ET AL: "Formation of thin film polycrystalline silicon on ceramic substrates for photovoltaics", CONFERENCE RECORD OF THE THIRTY-FIRST IEEE PHOTOVOLTAIC SPECIALIST CONFERENCE (IEEE CAT. NO. 05CH37608) IEEE PISCATAWAY, NJ, USA, IEEE, 3 January 2005 (2005-01-03), pages 1127 - 1130, XP010822967, ISBN: 978-0-7803-8707-2, DOI: 10.1109/PVSC.2005.1488334 *
TUCCI M ET AL: "Laser fired back contact for silicon solar cells", THIN SOLID FILMS, ELSEVIER, AMSTERDAM, NL, vol. 516, no. 20, 15 December 2007 (2007-12-15), pages 6767 - 6770, XP022777851, ISSN: 0040-6090, [retrieved on 20071215], DOI: 10.1016/J.TSF.2007.12.079 *

Also Published As

Publication number Publication date
CN102197491B (zh) 2014-11-26
JP2012501075A (ja) 2012-01-12
DE102008044882A1 (de) 2010-03-04
KR20110048068A (ko) 2011-05-09
WO2010022889A1 (fr) 2010-03-04
US8828790B2 (en) 2014-09-09
CN102197491A (zh) 2011-09-21
US20110233711A1 (en) 2011-09-29

Similar Documents

Publication Publication Date Title
EP1319254B1 (fr) Procédé de réalisation d'un contact semi-conducteur-metal par l'intermédiaire d'une couche diélectrique
EP0219763B1 (fr) Cellule solaire
EP1314208B1 (fr) Cellule solaire a couche mince de silicium multicristalline cristallisee par laser, sur un substrat en verre
DE112015001529T5 (de) Metallisierung von Solarzellen
DE10237515A1 (de) Stapelförmiger photoelektrischer Wandler
DE112004000600T5 (de) Metallkontaktstruktur für eine Solarzelle und Herstellungsverfahren
DE102011050089B4 (de) Verfahren zum Herstellen von elektrischen Kontakten an einer Solarzelle, Solarzelle und Verfahren zum Herstellen eines Rückseiten-Kontaktes einer Solarzelle
DE102010006315B4 (de) Verfahren zur lokalen Hochdotierung und Kontaktierung einer Halbleiterstruktur, welche eine Solarzelle oder eine Vorstufe einer Solarzelle ist
DE102012000541A1 (de) Solarzelle und Verfahren zur Herstellung derselben
DE102011075352A1 (de) Verfahren zum Rückseitenkontaktieren einer Silizium-Solarzelle und Silizium-Solarzelle mit einer solchen Rückseitenkontaktierung
DE102011000753A1 (de) Solarzelle, Solarmodul und Verfahren zum Herstellen einer Solarzelle
DE102014205350B4 (de) Photoaktives Halbleiterbauelement sowie Verfahren zum Herstellen eines photoaktiven Halbleiterbauelementes
WO2008107156A2 (fr) Procédé de fabrication d'une cellule solaire et cellule solaire ainsi fabriquée
EP2347448B1 (fr) Procédé pour produire une cellule solaire à hétérojonction sur plaquette à mise en contact sur la face arrière et cellule solaire à hétérojonction produite selon ce procédé
WO2022117826A1 (fr) Cellule solaire à contact arrière et production de celle-ci
DE102011115581B4 (de) Verfahren zur Herstellung einer Solarzelle
DE102012104289A1 (de) Heterokontakt-Solarzelle und Verfahren zu deren Herstellung
DE102011010077A1 (de) Photovoltaische Solarzelle sowie Verfahren zu deren Herstellung
DE112010005950T5 (de) Photovoltaikvorrichtung und Herstellungsverfahren für diese
DE102019122637B4 (de) Verfahren zur Herstellung einer metallischen Kontaktierungsstruktur einer photovoltaischen Solarzelle
DE112010005921T5 (de) Photovoltaische Vorrichtung und Herstellungsverfahren derselben
EP2327102A1 (fr) Procédé pour la mise en contact locale et le dopage local d'une couche semi-conductrice
DE102019114498A1 (de) Wafer-Solarzelle, Solarmodul und Verfahren zur Herstellung der Wafer-Solarzelle
DE102008028578A1 (de) Siliziumsolarzelle mit passivierter p-Typ-Oberfläche und Verfahren zur Herstellung derselben
WO2015044109A1 (fr) Cellule solaire photovoltaïque et procédé de réalisation de connexions métalliques dans une cellule solaire photovoltaïque

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20110303

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO SE SI SK SM TR

AX Request for extension of the european patent

Extension state: AL BA RS

RIN1 Information on inventor provided before grant (corrected)

Inventor name: WOLF, ANDREAS

Inventor name: NEKARDA, JAN-FREDERIK

Inventor name: HOFMANN, MARC

Inventor name: RENTSCH, JOCHEN

Inventor name: BIRO, DANIEL

Inventor name: GROHE, ANDREAS

Inventor name: PREU, RALF

17Q First examination report despatched

Effective date: 20110804

DAX Request for extension of the european patent (deleted)
STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: EXAMINATION IS IN PROGRESS

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20190301