EP2261963A1 - Semiconductor device and method for manufacturing the same - Google Patents
Semiconductor device and method for manufacturing the same Download PDFInfo
- Publication number
- EP2261963A1 EP2261963A1 EP08873748A EP08873748A EP2261963A1 EP 2261963 A1 EP2261963 A1 EP 2261963A1 EP 08873748 A EP08873748 A EP 08873748A EP 08873748 A EP08873748 A EP 08873748A EP 2261963 A1 EP2261963 A1 EP 2261963A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- semiconductor chip
- sealing resin
- film
- thermosetting
- circuit substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 105
- 238000000034 method Methods 0.000 title claims abstract description 46
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 21
- 229920001187 thermosetting polymer Polymers 0.000 claims abstract description 104
- 229920005989 resin Polymers 0.000 claims abstract description 98
- 239000011347 resin Substances 0.000 claims abstract description 98
- 238000007789 sealing Methods 0.000 claims abstract description 95
- 239000000758 substrate Substances 0.000 claims abstract description 47
- 239000002313 adhesive film Substances 0.000 claims abstract description 42
- 229920001971 elastomer Polymers 0.000 claims abstract description 16
- 229920000647 polyepoxide Polymers 0.000 claims description 7
- 239000003822 epoxy resin Substances 0.000 claims description 5
- 239000004925 Acrylic resin Substances 0.000 claims description 3
- 229920000178 Acrylic resin Polymers 0.000 claims description 3
- 229920002050 silicone resin Polymers 0.000 claims description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 16
- 230000000052 comparative effect Effects 0.000 description 14
- 239000000853 adhesive Substances 0.000 description 10
- 230000001070 adhesive effect Effects 0.000 description 10
- 230000009477 glass transition Effects 0.000 description 10
- 239000000203 mixture Substances 0.000 description 10
- 238000002360 preparation method Methods 0.000 description 10
- 239000010419 fine particle Substances 0.000 description 8
- 239000000377 silicon dioxide Substances 0.000 description 8
- 238000011156 evaluation Methods 0.000 description 7
- YXFVVABEGXRONW-UHFFFAOYSA-N Toluene Chemical compound CC1=CC=CC=C1 YXFVVABEGXRONW-UHFFFAOYSA-N 0.000 description 6
- RAXXELZNTBOGNW-UHFFFAOYSA-N imidazole Natural products C1=CNC=N1 RAXXELZNTBOGNW-UHFFFAOYSA-N 0.000 description 6
- 238000010438 heat treatment Methods 0.000 description 5
- 239000007787 solid Substances 0.000 description 5
- 239000003795 chemical substances by application Substances 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 239000011521 glass Substances 0.000 description 4
- 238000009413 insulation Methods 0.000 description 4
- 229920000139 polyethylene terephthalate Polymers 0.000 description 4
- 239000005020 polyethylene terephthalate Substances 0.000 description 4
- 238000003825 pressing Methods 0.000 description 4
- 239000004593 Epoxy Substances 0.000 description 3
- 238000000465 moulding Methods 0.000 description 3
- 229910000679 solder Inorganic materials 0.000 description 3
- 244000025254 Cannabis sativa Species 0.000 description 2
- 239000000654 additive Substances 0.000 description 2
- 230000000996 additive effect Effects 0.000 description 2
- 238000006073 displacement reaction Methods 0.000 description 2
- -1 polyethylene terephthalate Polymers 0.000 description 2
- 239000000523 sample Substances 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 230000007704 transition Effects 0.000 description 2
- 229920002799 BoPET Polymers 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- YCKRFDGAMUMZLT-UHFFFAOYSA-N Fluorine atom Chemical compound [F] YCKRFDGAMUMZLT-UHFFFAOYSA-N 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000011737 fluorine Substances 0.000 description 1
- 229910052731 fluorine Inorganic materials 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 230000001788 irregular Effects 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000012805 post-processing Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 229920002379 silicone rubber Polymers 0.000 description 1
- 229910001220 stainless steel Inorganic materials 0.000 description 1
- 239000010935 stainless steel Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/565—Moulds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the present invention relates to a method for manufacturing a semiconductor device in which a semiconductor chip on a circuit substrate is sealed with a resin.
- Patent Document 1 A two-step method for manufacturing a semiconductor device in which a semiconductor chip on a circuit substrate is sealed with a resin has been proposed (see Patent Document 1).
- This method comprises: mounting the semiconductor chip on the circuit substrate using an adhesive (a chip-mounting step); and covering the semiconductor chip with a sealing resin sheet and sealing the semiconductor chip using a roller press machine having rigid surfaces or an expensive vacuum press machine, which is not an ordinary bonder (a molding step).
- the present inventors have made the hypothesis that the above problems can be solved by mounting a semiconductor chip on a circuit substrate and simultaneously sealing the semiconductor chip in a single thermal pressure bonding treatment.
- the inventors have found that the mounting and sealing of the semiconductor chip can be performed simultaneously by first temporarily bonding the semiconductor chip to the circuit substrate, then covering the semiconductor chip with a sealing resin film having a predetermined thickness, and, with the covered semiconductor chip being pressurized by a rubber head having a rubber hardness in a predetermined range, heating the semiconductor chip from the opposite side.
- the invention has been completed.
- the present invention provides a method for manufacturing a semiconductor device in which a semiconductor chip on a circuit substrate is sealed with a resin.
- the method comprises:
- the mounting of a semiconductor chip on a circuit substrate and the sealing of the semiconductor chip are performed simultaneously in a single thermal pressure bonding treatment using a sealing resin film including a thermosetting sealing resin layer having a predetermined thickness. Therefore, after the connection, heat and pressure are not applied again to the connection portions formed between the circuit substrate and the semiconductor chip. Accordingly, damage such as peeling or displacement does not occur in the connection portions.
- the present invention is a method for manufacturing a semiconductor device in which a semiconductor chip on a circuit substrate is sealed with a resin. The steps of the manufacturing method are described with reference to Figs. 1A to 1D .
- thermosetting adhesive film 2 is temporarily applied to the circuit substrate 1 through the adhesive force of the thermosetting adhesive film 2, and the semiconductor chip 3 is temporarily secured thereto.
- circuit substrate 1 Any circuit substrate widely used in semiconductor devices, such as a glass epoxy circuit substrate, a glass circuit substrate, or a flexible circuit substrate, may be used as the circuit substrate 1.
- thermosetting adhesive film 2 Any insulating thermosetting adhesive film commonly used for securing electronic components may be used as the thermosetting adhesive film 2.
- a thermosetting adhesive film composed mainly of an epoxy resin or an acrylic resin is used.
- the thermosetting adhesive film 2 contains an imidazole-based latent curing agent in an amount of from 20 to 50 percent by mass based on the solid content.
- Any known additive may be added to the thermosetting adhesive film 2.
- fine-particle silica is preferably added thereto in an amount of from 10 to 60 percent by mass based on the solid content.
- the thickness of the thermosetting adhesive film 2 is typically in the range of from 40 to 50 ⁇ m.
- a semiconductor chip with performance suitable for the application of the semiconductor device is used as the semiconductor chip 3.
- a semiconductor chip suitable for a CPU, ROM, RAM, LED, or the like is selected based on its application.
- Examples of the method for electrically connecting the semiconductor chip 3 to the circuit substrate 1 include: flip-chip bonding using bumps formed on the rear face of the semiconductor chip 3; and flip-chip bonding using solder balls interposed between the semiconductor chip 3 and the connection terminals of the circuit substrate 1.
- a sealing resin film 6 including a release film 4 and a thermosetting sealing resin layer 5 laminated thereon is disposed on the temporarily secured semiconductor chip 3 such that the thermosetting sealing resin layer 5 faces the semiconductor chip 3.
- any known release film such as a polyethylene terephthalate (PET) film, having a surface subjected to releasable treatment may be used as the release film 4 of the sealing resin film 6.
- the thickness of the release film 4 is typically in the range of from 40 to 60 ⁇ m.
- Any known thermosetting sealing resin may be used for the thermosetting sealing resin layer 5.
- a resin composed mainly of an epoxy resin or an acrylic resin may be used.
- the thermosetting sealing resin contains an imidazole-based latent curing agent in an amount of preferably from 20 to 50 percent by mass.
- Any known additive may be added to the thermosetting sealing resin layer 5.
- fine-particle silica is preferably added thereto in an amount of from 10 to 60 percent by mass based on the solid content.
- the thickness of the thermosetting sealing resin layer 5 is typically in the range of from 50 to 500 ⁇ m. When the thickness of the thermosetting sealing resin layer 5 is much less than the thickness of the semiconductor chip 3, the semiconductor chip 3 may not be sufficiently sealed and may be exposed. When the thickness of the thermosetting sealing resin layer 5 is too large, sufficient pressurization may not be achieved, so that the connection reliability may be insufficient. Therefore, in the present invention, the thickness of the thermosetting sealing resin layer 5 is 0.3 to 2 times, preferably 1 to 2 times, the thickness of the semiconductor chip 3 to be sealed.
- thermosetting sealing resin layer 5 of the sealing resin film 6 Am is an elastic modulus of the thermosetting sealing resin layer 5
- Be is a linear expansion coefficient of the thermosetting adhesive film 2
- Bm is an elastic modulus of the thermosetting adhesive film 2.
- the value of "Be/Ae” in the inequality (1) is preferably greater than 0 and 2.25 or less and more preferably 0.3 or more and 2 or less.
- the value of "Am/Bm" in the inequality (2) is preferably greater than 0 and 3.5 or less and more preferably 0.2 or more and 1 or less.
- thermosetting sealing resin layer 5 When the linear expansion coefficient and the elastic modulus of the thermosetting sealing resin layer 5 are compared with those of the thermosetting adhesive film 2, the values at their grass transition temperatures or less should be compared. This is because the temperature in the normal use environment is in the room temperature range. Moreover, it is preferable that the results of the comparisons of the values above their grass transition temperatures satisfy the relationships expressed by the inequalities (1) and (2). This is because if post-processing is performed on the component, an additional heat history is added thereto.
- the rubber head 7 includes a contact portion coming into contact with a target to be pressurized, and this contact portion must be formed of a rubber that can pressurize the target while deformed so as to follow the complex irregular surface shape of the target.
- the contact portion is composed of a resin having a rubber hardness (JIS S6050) of preferably from 5 to 100 and more preferably from 40 to 80.
- the resin having such a rubber hardness include silicone resins and fluorine-based resins. These resins are preferred because of their high thermal resistance.
- the pressing pressure is typically in the range of from 1 to 3 MPa.
- the heating stage 8 is formed of a material, such as stainless steel or ceramic, having high heat conductivity and capable of being heated to typically 300°C.
- the temperature of the heating stage 8 is set such that the thermosetting adhesive film 2 and the sealing resin film 6 are heated to typically from 160 to 200°C.
- thermosetting sealing resin layer 5 and the thermosetting adhesive film 2 are already cured.
- a glass epoxy circuit substrate was used as an evaluation circuit substrate.
- the glass epoxy circuit substrate has dimensions of 0.3 mm x 38 mm x 38 mm and includes Ni-Au-plated copper traces 12 ⁇ m thick formed on the surface thereof.
- thermosetting adhesive film A Preparation of thermosetting adhesive film A>
- thermosetting adhesive composition A mixture of 50 parts by mass of an epoxy resin (jER828, Japan Epoxy Resins Co., Ltd.), 100 parts by mass of a latent curing agent (HX3941HP, Asahi Kasei Chemicals Corporation), and 50 parts by mass of fine-particle silica (Tatsumori Ltd.) was dissolved and dispersed in toluene such that the solid content was 50 percent by mass, whereby a thermosetting adhesive composition was obtained.
- an epoxy resin jER828, Japan Epoxy Resins Co., Ltd.
- a latent curing agent HX3941HP, Asahi Kasei Chemicals Corporation
- fine-particle silica Tatsumori Ltd.
- thermosetting adhesive composition was applied to a 50 ⁇ m-thick polyethylene terephthalate (PET) film (Tohcello Co., Ltd.) subjected to releasable treatment to a dry thickness of 45 ⁇ m and was dried at 80°C to prepare a thermosetting adhesive film A.
- the elastic modulus Bm of the film A was 5 GPa.
- the linear expansion coefficient Be1 of the film A at a temperature below the glass transition temperature (in the range of 20 to 40°C) was 30 ppm.
- the linear expansion coefficient Be2 of the film A at a temperature above the glass transition temperature (in the range of 160 to 190°C) was 110 ppm.
- thermosetting adhesive film B Preparation of thermosetting adhesive film B>
- thermosetting adhesive film B was prepared.
- the elastic modulus of the film B was 3.5 GPa.
- the linear expansion coefficient Be1 of the film B at a temperature below the glass transition temperature (in the range of 20 to 40°C) was 52 ppm.
- the linear expansion coefficient Be2 of the film B at a temperature above the glass transition temperature (in the range of 160 to 190°C) was 145 ppm.
- thermosetting adhesive film C
- thermosetting adhesive film C was prepared.
- the elastic modulus Bm of the film C was 1.6 GPa.
- the linear expansion coefficient Be1 of the film C at a temperature below the glass transition temperature (in the range of 20 to 40°C) was 66 ppm.
- the linear expansion coefficient Be2 of the film C at a temperature above the glass transition temperature (in the range of 160 to 190°C) was 187 ppm.
- thermosetting adhesive film D was prepared.
- the elastic modulus Bm of the film D was 8 GPa.
- the linear expansion coefficient Be1 of the film D at a temperature below the glass transition temperature (in the range of 20 to 40°C) was 22 ppm.
- the linear expansion coefficient Be2 of the film D at a temperature above the glass transition temperature (in the range of 160 to 190°C) was 69 ppm.
- thermosetting sealing resin film 1
- thermosetting adhesive composition A mixture of 50 parts by mass of an epoxy resin (jER828, Japan Epoxy Resins Co., Ltd.), 100 parts by mass of a latent curing agent (HX3941HP, Asahi Kasei Chemicals Corporation), and 50 parts by mass of fine-particle silica (Tatsumori Ltd.) was dissolved and dispersed in toluene such that the solid content was 50 percent by mass, whereby a thermosetting adhesive composition was obtained.
- the obtained thermosetting adhesive composition was applied to a 50 ⁇ m-thick PET film (Tohcello Co., Ltd.) subjected to releasable treatment to a dry thickness of 50 ⁇ m and was dried at 80°C to prepare a thermosetting sealing resin film 1.
- the elastic modulus Am of the film 1 was 5 GPa.
- the linear expansion coefficient Ae1 of the film 1 at a temperature below the glass transition temperature (in the range of 20 to 40°C) was 30 ppm.
- the linear expansion coefficient Ae2 of the film 1 at a temperature above the glass transition temperature (in the range of 160 to 190°C) was 110 ppm.
- thermosetting sealing resin film 2
- thermosetting adhesive composition was applied to a dry thickness of 100 ⁇ m, whereby a thermosetting sealing resin film 2 was prepared.
- the elastic modulus Am and the linear expansion coefficients Ae1 and Ae2 of the film 2 were the same as those of the thermosetting sealing resin film 1 of Reference Example 5.
- thermosetting adhesive composition was applied to a dry thickness of 200 ⁇ m, whereby a thermosetting sealing resin film 3 was prepared.
- the elastic modulus Am and the linear expansion coefficients Ae1 and Ae2 of the film 3 were the same as those of the thermosetting sealing resin film 1 of Reference Example 5.
- thermosetting sealing resin film 4
- thermosetting adhesive composition was applied to a dry thickness of 300 ⁇ m, whereby a thermosetting sealing resin film 4 was prepared.
- the elastic modulus Am and the linear expansion coefficients Ae1 and Ae2 of the film 4 were the same as those of the thermosetting sealing resin film 1 of Reference Example 5.
- thermosetting sealing resin film 5
- thermosetting adhesive composition was applied to a dry thickness of 500 ⁇ m, whereby a thermosetting sealing resin film 5 was prepared.
- the elastic modulus Am and the linear expansion coefficients Ae1 and Ae2 of the film 5 were the same as those of the thermosetting sealing resin film 1 of Reference Example 5.
- thermosetting sealing resin film 6 was prepared.
- the elastic modulus Am of the film 6 was 1.6 GPa, the linear expansion coefficient Ae1 thereof was 66 ppm, and the linear expansion coefficient Ae2 thereof was 187 ppm.
- thermosetting adhesive film A of Reference Example 1 was applied to the evaluation circuit substrate, and the release film was peeled off.
- the evaluation semiconductor chip was temporarily secured in position on the thermosetting adhesive film A and was covered with the thermosetting sealing resin film 2 of Reference Example 6.
- Pressing pressure was applied by a silicon rubber head while heat was applied from below, whereby the mounting of the semiconductor chip to the circuit substrate and the sealing of the semiconductor chip were performed simultaneously.
- the release film on the front side was peeled off, and a semiconductor device of Example 1 was thereby obtained.
- the pressing conditions were the temperature of 180°C with the pressing pressure of 2.5 MPa for 20 seconds.
- thermosetting sealing resin film 4 of Reference Example 8 was used instead of the thermosetting sealing resin film 2 of Reference Example 6, whereby a semiconductor device of Example 2 was obtained.
- thermosetting adhesive film B of Reference Example 2 was used instead of the thermosetting adhesive film A of Reference Example 1 and that the thermosetting sealing resin film 3 of Reference Example 7 was used instead of the thermosetting sealing resin film 2 of Reference Example 6, whereby a semiconductor device of Example 3 was obtained.
- thermosetting adhesive film C of Reference Example 3 was used instead of the thermosetting adhesive film A of Reference Example 1, whereby a semiconductor device of Example 4 was obtained.
- thermosetting adhesive film D of Reference Example 4 was used instead of the thermosetting adhesive film A of Reference Example 1 and that the thermosetting sealing resin film 6 of Reference Example 10 was used instead of the thermosetting sealing resin film 2 of Reference Example 6, whereby a semiconductor device of Example 5 was obtained.
- thermosetting adhesive film A of Reference Example 1 was applied to the evaluation circuit substrate, and the release film was peeled off. Then, the semiconductor chip was bonded and mounted to the thus-prepared circuit substrate by applying heat and pressure under the conditions of 180°C and 2.5 MPa for 20 seconds. Subsequently, the semiconductor chip was potted and sealed with a sealing liquid resin (Panasonic Electric Works Co., Ltd) and was heated in a heat circulating oven at 150°C for 3 hours, whereby a semiconductor device of Comparative Example 1 was obtained.
- a sealing liquid resin Panasonic Electric Works Co., Ltd
- thermosetting sealing resin film 1 of Reference Example 5 was used instead of the thermosetting sealing resin film 2 of Reference Example 6, whereby a semiconductor device of Comparative Example 2 was obtained.
- thermosetting sealing resin film 5 of Reference Example 9 was used instead of the thermosetting sealing resin film 2 of Reference Example 6, whereby a semiconductor device of Comparative Example 3 was obtained.
- the semiconductor device obtained in each of the Examples and Comparative Examples was measured for the electrical resistance (m ⁇ ) between the circuit substrate and the semiconductor chip by the four-probe method (40 channels/sample) to check the electrical connection.
- the electrical resistance was measured before a moisture absorption-reflow process (initial) and after the moisture absorption-reflow process (after left to stand at 85°C and 85%RH for 24 hours, the semiconductor device was subjected to a single solder reflow process at 265°C (MAX).
- the insulation resistance ( ⁇ ) was measured by the daisy chain method before the moisture absorption-reflow process (initial) and after the moisture absorption-reflow process (after left to stand at 85°C and 85%RH for 24 hours, the semiconductor device was subjected to a single solder reflow process at 265°C (MAX) to check the insulation properties.
- the results obtained are shown in Table 1.
- the appearance after the moisture absorption-reflow process was visually observed. The results obtained are shown in Table 1.
- the mounting of a semiconductor chip to a circuit substrate and the sealing of the semiconductor chip are preformed simultaneously in a single thermal pressure bonding treatment using a sealing resin film including a thermosetting sealing resin layer having a predetermined thickness. Therefore, after the connection, heat and pressure are not applied again to the connection portions formed between the circuit substrate and the semiconductor chip. This allows a reduction in process time and an improvement in yield.
- the present invention is useful as a method for manufacturing a semiconductor device.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
- Wire Bonding (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Adhesive Tapes (AREA)
Abstract
Description
- The present invention relates to a method for manufacturing a semiconductor device in which a semiconductor chip on a circuit substrate is sealed with a resin.
- A two-step method for manufacturing a semiconductor device in which a semiconductor chip on a circuit substrate is sealed with a resin has been proposed (see Patent Document 1). This method comprises: mounting the semiconductor chip on the circuit substrate using an adhesive (a chip-mounting step); and covering the semiconductor chip with a sealing resin sheet and sealing the semiconductor chip using a roller press machine having rigid surfaces or an expensive vacuum press machine, which is not an ordinary bonder (a molding step).
-
- [Patent Document 1] Japanese Patent Application Laid-Open No.
2006-344756 - However, with the method proposed in
Patent Document 1, since the sealing resin must be heated and pressurized in the molding step, heat and pressure are again applied in the molding step to connection portions formed in the semiconductor chip-mounting step between the circuit substrate and the semiconductor chip. Therefore, damage such as peeling or displacement may occur in the connection portions, and there is a concern that the connection reliability may be reduced. Moreover, the use of expensive apparatus such as the vacuum press machine may increase the manufacturing cost of the semiconductor device. - It is an object of the present invention to manufacture a semiconductor device in which a semiconductor chip on a circuit substrate is sealed with a resin using a relatively simple method that does not cause damage to the connection portions between the circuit substrate and the semiconductor chip due to heat and pressure.
- The present inventors have made the hypothesis that the above problems can be solved by mounting a semiconductor chip on a circuit substrate and simultaneously sealing the semiconductor chip in a single thermal pressure bonding treatment. The inventors have found that the mounting and sealing of the semiconductor chip can be performed simultaneously by first temporarily bonding the semiconductor chip to the circuit substrate, then covering the semiconductor chip with a sealing resin film having a predetermined thickness, and, with the covered semiconductor chip being pressurized by a rubber head having a rubber hardness in a predetermined range, heating the semiconductor chip from the opposite side. Thus, the invention has been completed.
- Accordingly, the present invention provides a method for manufacturing a semiconductor device in which a semiconductor chip on a circuit substrate is sealed with a resin. The method comprises:
- temporarily securing the semiconductor chip to the circuit substrate with a thermosetting adhesive film interposed therebetween;
- disposing on the temporarily secured semiconductor chip a sealing resin film including a release film and a thermosetting sealing resin layer that is laminated on the release film and has a thickness of 0.5 to 2 times a thickness of the semiconductor chip, the sealing resin film being disposed such that the thermosetting sealing resin layer faces the semiconductor chip;
- bonding and securing the semiconductor chip to the circuit substrate and simultaneously sealing the semiconductor chip with the resin by applying heat from a side on which the circuit substrate is disposed while a pressure is applied by a rubber head having a rubber hardness of from 5 to 100 from a side on which the release film is disposed; and
- peeling off the release film on a front side.
- In the method for manufacturing a semiconductor device according to the present invention, the mounting of a semiconductor chip on a circuit substrate and the sealing of the semiconductor chip are performed simultaneously in a single thermal pressure bonding treatment using a sealing resin film including a thermosetting sealing resin layer having a predetermined thickness. Therefore, after the connection, heat and pressure are not applied again to the connection portions formed between the circuit substrate and the semiconductor chip. Accordingly, damage such as peeling or displacement does not occur in the connection portions.
-
-
Fig. 1A is a diagram describing a part of the steps of a manufacturing method of the present invention. -
Fig. 1B is a diagram describing a part of the steps of the manufacturing method of the present invention. -
Fig. 1C is a diagram describing a part of the steps of the manufacturing method of the present invention. -
Fig. 1D is a diagram describing a part of the steps of the manufacturing method of the present invention. -
- 1
- circuit substrate
- 2
- thermosetting adhesive film
- 3
- semiconductor chip
- 4
- release film
- 5
- thermosetting sealing resin layer
- 6
- sealing resin film
- 7
- rubber head
- 8
- heating stage
- The present invention is a method for manufacturing a semiconductor device in which a semiconductor chip on a circuit substrate is sealed with a resin. The steps of the manufacturing method are described with reference to
Figs. 1A to 1D . - First, as shown in
Fig. 1A , thesemiconductor chip 3 is temporarily secured to thecircuit substrate 1 with a thermosettingadhesive film 2 interposed therebetween. More specifically, the thermosettingadhesive film 2 is temporarily applied to thecircuit substrate 1 through the adhesive force of the thermosettingadhesive film 2, and thesemiconductor chip 3 is temporarily secured thereto. - Any circuit substrate widely used in semiconductor devices, such as a glass epoxy circuit substrate, a glass circuit substrate, or a flexible circuit substrate, may be used as the
circuit substrate 1. - Any insulating thermosetting adhesive film commonly used for securing electronic components may be used as the thermosetting
adhesive film 2. Preferably, a thermosetting adhesive film composed mainly of an epoxy resin or an acrylic resin is used. Preferably, the thermosettingadhesive film 2 contains an imidazole-based latent curing agent in an amount of from 20 to 50 percent by mass based on the solid content. Any known additive may be added to the thermosettingadhesive film 2. In particular, to control the linear expansion coefficient of the thermosettingadhesive film 2, fine-particle silica is preferably added thereto in an amount of from 10 to 60 percent by mass based on the solid content. The thickness of the thermosettingadhesive film 2 is typically in the range of from 40 to 50 µm. - A semiconductor chip with performance suitable for the application of the semiconductor device is used as the
semiconductor chip 3. For example, a semiconductor chip suitable for a CPU, ROM, RAM, LED, or the like is selected based on its application. Examples of the method for electrically connecting thesemiconductor chip 3 to thecircuit substrate 1 include: flip-chip bonding using bumps formed on the rear face of thesemiconductor chip 3; and flip-chip bonding using solder balls interposed between thesemiconductor chip 3 and the connection terminals of thecircuit substrate 1. - Next, as shown in
Fig. 1B , a sealing resin film 6 including arelease film 4 and a thermosettingsealing resin layer 5 laminated thereon is disposed on the temporarily securedsemiconductor chip 3 such that the thermosetting sealingresin layer 5 faces thesemiconductor chip 3. - Any known release film, such as a polyethylene terephthalate (PET) film, having a surface subjected to releasable treatment may be used as the
release film 4 of the sealing resin film 6. No particular limitation is imposed on the thickness of therelease film 4. The thickness of therelease film 4 is typically in the range of from 40 to 60 µm. Any known thermosetting sealing resin may be used for the thermosetting sealingresin layer 5. Preferably, a resin composed mainly of an epoxy resin or an acrylic resin may be used. The thermosetting sealing resin contains an imidazole-based latent curing agent in an amount of preferably from 20 to 50 percent by mass. Any known additive may be added to the thermosetting sealingresin layer 5. In particular, to control the linear expansion coefficient of the thermosetting sealingresin layer 5, fine-particle silica is preferably added thereto in an amount of from 10 to 60 percent by mass based on the solid content. - The thickness of the thermosetting sealing
resin layer 5 is typically in the range of from 50 to 500 µm. When the thickness of the thermosetting sealingresin layer 5 is much less than the thickness of thesemiconductor chip 3, thesemiconductor chip 3 may not be sufficiently sealed and may be exposed. When the thickness of the thermosetting sealingresin layer 5 is too large, sufficient pressurization may not be achieved, so that the connection reliability may be insufficient. Therefore, in the present invention, the thickness of the thermosetting sealingresin layer 5 is 0.3 to 2 times, preferably 1 to 2 times, the thickness of thesemiconductor chip 3 to be sealed. - Preferably, the following inequalities (1) and (2) are satisfied where Ae is a linear expansion coefficient of the thermosetting sealing
resin layer 5 of the sealing resin film 6, Am is an elastic modulus of the thermosetting sealingresin layer 5, Be is a linear expansion coefficient of the thermosettingadhesive film 2, and Bm is an elastic modulus of the thermosettingadhesive film 2. -
- When the value of "Be/Ae" in the inequality (1) is too small, initial continuity failure may occur. When the value is too large, the electrical continuity may not be reliably maintained. Therefore, the value of "Be/Ae" is preferably greater than 0 and 2.25 or less and more preferably 0.3 or more and 2 or less.
- When the value of "Am/Bm" in the inequality (2) is too small, initial continuity failure may occur. When the value is too large, the electrical continuity may not be reliably maintained. Therefore, the value of "Am/Bm" is preferably greater than 0 and 3.5 or less and more preferably 0.2 or more and 1 or less.
- When the linear expansion coefficient and the elastic modulus of the thermosetting sealing
resin layer 5 are compared with those of the thermosettingadhesive film 2, the values at their grass transition temperatures or less should be compared. This is because the temperature in the normal use environment is in the room temperature range. Moreover, it is preferable that the results of the comparisons of the values above their grass transition temperatures satisfy the relationships expressed by the inequalities (1) and (2). This is because if post-processing is performed on the component, an additional heat history is added thereto. - Next, as shown in
Fig. 1C , heat is applied from thecircuit substrate 1 side by aheating stage 8 while pressure is applied from therelease film 4 side by arubber head 7. In this manner, thesemiconductor chip 3 is bonded and secured to thecircuit substrate 1, and simultaneously thesemiconductor chip 3 is sealed with the resin. - The
rubber head 7 includes a contact portion coming into contact with a target to be pressurized, and this contact portion must be formed of a rubber that can pressurize the target while deformed so as to follow the complex irregular surface shape of the target. Specifically, the contact portion is composed of a resin having a rubber hardness (JIS S6050) of preferably from 5 to 100 and more preferably from 40 to 80. Examples of the resin having such a rubber hardness include silicone resins and fluorine-based resins. These resins are preferred because of their high thermal resistance. The pressing pressure is typically in the range of from 1 to 3 MPa. - Preferably, the
heating stage 8 is formed of a material, such as stainless steel or ceramic, having high heat conductivity and capable of being heated to typically 300°C. The temperature of theheating stage 8 is set such that the thermosettingadhesive film 2 and the sealing resin film 6 are heated to typically from 160 to 200°C. - Next, as shown in
Fig. 1D , therubber head 7 is raised, and therelease film 4 is peeled off. In this manner, the securing of thesemiconductor chip 3 to thecircuit substrate 1 and the sealing of thesemiconductor chip 3 can be performed simultaneously. Accordingly, a semiconductor device in which thesemiconductor chip 3 connected to thecircuit substrate 1 is sealed with the resin can be obtained. It should be noted that inFigs. 1C and1D , the thermosetting sealingresin layer 5 and the thermosettingadhesive film 2 are already cured. - Hereinafter, the present invention will be specifically described by way of Examples. In the following Examples and Comparative Examples, a glass epoxy circuit substrate was used as an evaluation circuit substrate. The glass epoxy circuit substrate has dimensions of 0.3 mm x 38 mm x 38 mm and includes Ni-Au-plated copper traces 12 µm thick formed on the surface thereof. A silicon chip having dimensions of 200 µm x 6.3 mm x 6.3 mm and including gold stud bumps (160 pins) was used as an evaluation semiconductor chip.
- A mixture of 50 parts by mass of an epoxy resin (jER828, Japan Epoxy Resins Co., Ltd.), 100 parts by mass of a latent curing agent (HX3941HP, Asahi Kasei Chemicals Corporation), and 50 parts by mass of fine-particle silica (Tatsumori Ltd.) was dissolved and dispersed in toluene such that the solid content was 50 percent by mass, whereby a thermosetting adhesive composition was obtained. The obtained thermosetting adhesive composition was applied to a 50 µm-thick polyethylene terephthalate (PET) film (Tohcello Co., Ltd.) subjected to releasable treatment to a dry thickness of 45 µm and was dried at 80°C to prepare a thermosetting adhesive film A. The elastic modulus Bm of the film A was 5 GPa. The linear expansion coefficient Be1 of the film A at a temperature below the glass transition temperature (in the range of 20 to 40°C) was 30 ppm. The linear expansion coefficient Be2 of the film A at a temperature above the glass transition temperature (in the range of 160 to 190°C) was 110 ppm.
- The same procedure as in Reference Example 1 was repeated except that the amount of the fine-particle silica added was changed from 50 parts by mass to 30 parts by mass, whereby a thermosetting adhesive film B was prepared. The elastic modulus of the film B was 3.5 GPa. The linear expansion coefficient Be1 of the film B at a temperature below the glass transition temperature (in the range of 20 to 40°C) was 52 ppm. The linear expansion coefficient Be2 of the film B at a temperature above the glass transition temperature (in the range of 160 to 190°C) was 145 ppm.
- The same procedure as in Reference Example 1 was repeated except that the amount of the fine-particle silica added was changed from 50 parts by mass to 0 parts by mass, whereby a thermosetting adhesive film C was prepared. The elastic modulus Bm of the film C was 1.6 GPa. The linear expansion coefficient Be1 of the film C at a temperature below the glass transition temperature (in the range of 20 to 40°C) was 66 ppm. The linear expansion coefficient Be2 of the film C at a temperature above the glass transition temperature (in the range of 160 to 190°C) was 187 ppm.
- The same procedure as in Reference Example 1 was repeated except that the amount of the fine-particle silica added was changed from 50 parts by mass to 80 parts by mass, whereby a thermosetting adhesive film D was prepared. The elastic modulus Bm of the film D was 8 GPa. The linear expansion coefficient Be1 of the film D at a temperature below the glass transition temperature (in the range of 20 to 40°C) was 22 ppm. The linear expansion coefficient Be2 of the film D at a temperature above the glass transition temperature (in the range of 160 to 190°C) was 69 ppm.
- A mixture of 50 parts by mass of an epoxy resin (jER828, Japan Epoxy Resins Co., Ltd.), 100 parts by mass of a latent curing agent (HX3941HP, Asahi Kasei Chemicals Corporation), and 50 parts by mass of fine-particle silica (Tatsumori Ltd.) was dissolved and dispersed in toluene such that the solid content was 50 percent by mass, whereby a thermosetting adhesive composition was obtained. The obtained thermosetting adhesive composition was applied to a 50 µm-thick PET film (Tohcello Co., Ltd.) subjected to releasable treatment to a dry thickness of 50 µm and was dried at 80°C to prepare a thermosetting
sealing resin film 1. The elastic modulus Am of thefilm 1 was 5 GPa. The linear expansion coefficient Ae1 of thefilm 1 at a temperature below the glass transition temperature (in the range of 20 to 40°C) was 30 ppm. The linear expansion coefficient Ae2 of thefilm 1 at a temperature above the glass transition temperature (in the range of 160 to 190°C) was 110 ppm. - The same procedure as in Reference Example 5 was repeated except that the thermosetting adhesive composition was applied to a dry thickness of 100 µm, whereby a thermosetting
sealing resin film 2 was prepared. The elastic modulus Am and the linear expansion coefficients Ae1 and Ae2 of thefilm 2 were the same as those of the thermosetting sealingresin film 1 of Reference Example 5. - The same procedure as in Reference Example 5 was repeated except that the thermosetting adhesive composition was applied to a dry thickness of 200 µm, whereby a thermosetting
sealing resin film 3 was prepared. The elastic modulus Am and the linear expansion coefficients Ae1 and Ae2 of thefilm 3 were the same as those of the thermosetting sealingresin film 1 of Reference Example 5. - The same procedure as in Reference Example 5 was repeated except that the thermosetting adhesive composition was applied to a dry thickness of 300 µm, whereby a thermosetting
sealing resin film 4 was prepared. The elastic modulus Am and the linear expansion coefficients Ae1 and Ae2 of thefilm 4 were the same as those of the thermosetting sealingresin film 1 of Reference Example 5. - The same procedure as in Reference Example 5 was repeated except that the thermosetting adhesive composition was applied to a dry thickness of 500 µm, whereby a thermosetting
sealing resin film 5 was prepared. The elastic modulus Am and the linear expansion coefficients Ae1 and Ae2 of thefilm 5 were the same as those of the thermosetting sealingresin film 1 of Reference Example 5. - The same procedure as in Reference Example 7 was repeated except that the amount of the fine-particle silica added was changed from 50 parts by mass to 0 parts by mass, whereby a thermosetting sealing resin film 6 was prepared. The elastic modulus Am of the film 6 was 1.6 GPa, the linear expansion coefficient Ae1 thereof was 66 ppm, and the linear expansion coefficient Ae2 thereof was 187 ppm.
- The thermosetting adhesive film A of Reference Example 1 was applied to the evaluation circuit substrate, and the release film was peeled off. The evaluation semiconductor chip was temporarily secured in position on the thermosetting adhesive film A and was covered with the thermosetting sealing
resin film 2 of Reference Example 6. Pressing pressure was applied by a silicon rubber head while heat was applied from below, whereby the mounting of the semiconductor chip to the circuit substrate and the sealing of the semiconductor chip were performed simultaneously. Finally, the release film on the front side was peeled off, and a semiconductor device of Example 1 was thereby obtained. The pressing conditions were the temperature of 180°C with the pressing pressure of 2.5 MPa for 20 seconds. - The same procedure as in Example 1 was repeated except that the thermosetting sealing
resin film 4 of Reference Example 8 was used instead of the thermosetting sealingresin film 2 of Reference Example 6, whereby a semiconductor device of Example 2 was obtained. - The same procedure as in Example 1 was repeated except that the thermosetting adhesive film B of Reference Example 2 was used instead of the thermosetting adhesive film A of Reference Example 1 and that the thermosetting sealing
resin film 3 of Reference Example 7 was used instead of the thermosetting sealingresin film 2 of Reference Example 6, whereby a semiconductor device of Example 3 was obtained. - The same procedure as in Example 3 was repeated except that the thermosetting adhesive film C of Reference Example 3 was used instead of the thermosetting adhesive film A of Reference Example 1, whereby a semiconductor device of Example 4 was obtained.
- The same procedure as in Example 1 was repeated except that the thermosetting adhesive film D of Reference Example 4 was used instead of the thermosetting adhesive film A of Reference Example 1 and that the thermosetting sealing resin film 6 of Reference Example 10 was used instead of the thermosetting sealing
resin film 2 of Reference Example 6, whereby a semiconductor device of Example 5 was obtained. - The thermosetting adhesive film A of Reference Example 1 was applied to the evaluation circuit substrate, and the release film was peeled off. Then, the semiconductor chip was bonded and mounted to the thus-prepared circuit substrate by applying heat and pressure under the conditions of 180°C and 2.5 MPa for 20 seconds. Subsequently, the semiconductor chip was potted and sealed with a sealing liquid resin (Panasonic Electric Works Co., Ltd) and was heated in a heat circulating oven at 150°C for 3 hours, whereby a semiconductor device of Comparative Example 1 was obtained.
- The same procedure as in Example 1 was repeated except that the thermosetting sealing
resin film 1 of Reference Example 5 was used instead of the thermosetting sealingresin film 2 of Reference Example 6, whereby a semiconductor device of Comparative Example 2 was obtained. - The same procedure as in Example 1 was repeated except that the thermosetting sealing
resin film 5 of Reference Example 9 was used instead of the thermosetting sealingresin film 2 of Reference Example 6, whereby a semiconductor device of Comparative Example 3 was obtained. - The semiconductor device obtained in each of the Examples and Comparative Examples was measured for the electrical resistance (mΩ) between the circuit substrate and the semiconductor chip by the four-probe method (40 channels/sample) to check the electrical connection. The electrical resistance was measured before a moisture absorption-reflow process (initial) and after the moisture absorption-reflow process (after left to stand at 85°C and 85%RH for 24 hours, the semiconductor device was subjected to a single solder reflow process at 265°C (MAX). In addition, the insulation resistance (Ω) was measured by the daisy chain method before the moisture absorption-reflow process (initial) and after the moisture absorption-reflow process (after left to stand at 85°C and 85%RH for 24 hours, the semiconductor device was subjected to a single solder reflow process at 265°C (MAX) to check the insulation properties. The results obtained are shown in Table 1. Moreover, the appearance after the moisture absorption-reflow process was visually observed. The results obtained are shown in Table 1.
-
[Table 1] Comparative Example 1 Comparative Example 2 Example 1 Example 2 Comparative Example 3 Example 3 Example 4 Example 5 [Sealing resin layer thickness]/[Semiconductor chip thickness] - 0.25 0.5 1.5 2.5 1 1 1 Below Tg [Linear expansion coefficient of adhesive film]/[Linear expansion coefficient of Sealing resin layer] 231 1 1 1 1 1.73 2.2 0.33 Above Tg [Linear expansion coefficient of adhesive film]/[Linear expansion coefficient of Sealing resin layer] 2.34 1 1 1 1 1.32 1.7 0.37 [Elastic modulus of Sealing resin layer]/[Elastic modulus of Adhesive film] 4 1 1 1 1 1.43 3.13 0.2 Electrical resistance (mΩ) Before moisture absorption-reflow process 19 19 20 20 Open 19 20 20 After moisture absorption-reflow process Open 20 20 20 Open 20 20 20 Insulation resistance (Ω) Before moisture absorption-reflow process 1012 1012 1012 1012 1012 1012 1012 1012 After moisture absorption-reflow process 1012 1012 1012 1012 1012 1012 1012 1012 Appearance Good Bad Good Good Good Good Good Good - As can be seen from Table 1, when the mounting and sealing of the semiconductor chip were performed simultaneously and the thickness of the thermosetting sealing resin layer was in the range of 0.3 to 2 times the thickness of the semiconductor chip, the results of the evaluation of the electrical resistance, insulation resistance, and appearance were good. However, in Comparative Example 1, since the mounting and sealing of the semiconductor device were not performed simultaneously, there was no electrical continuity after the moisture absorption-reflow process. In Comparative Example 2,
since the thickness of the thermosetting sealing resin layer was less than 0.3 times the thickness of the semiconductor chip, the semiconductor chip could not be fully sealed. In Comparative Example 3, since the thickness of the thermosetting sealing resin layer exceeded twice the thickness of the semiconductor chip, pressurization was insufficient, so that electrical continuity was not established. - In the method for manufacturing a semiconductor device according to the present invention, the mounting of a semiconductor chip to a circuit substrate and the sealing of the semiconductor chip are preformed simultaneously in a single thermal pressure bonding treatment using a sealing resin film including a thermosetting sealing resin layer having a predetermined thickness. Therefore, after the connection, heat and pressure are not applied again to the connection portions formed between the circuit substrate and the semiconductor chip. This allows a reduction in process time and an improvement in yield. The present invention is useful as a method for manufacturing a semiconductor device.
Claims (5)
- A method for manufacturing a semiconductor device in which a semiconductor chip on a circuit substrate is sealed with a resin, the method comprising:temporarily securing the semiconductor chip to the circuit substrate with a thermosetting adhesive film interposed therebetween;disposing on the temporarily secured semiconductor chip a sealing resin film including a release film and a thermosetting sealing resin layer that is laminated on the release film and has a thickness of 0.3 to 2 times a thickness of the semiconductor chip, the sealing resin film being disposed such that the thermosetting sealing resin layer faces the semiconductor chip;bonding and securing the semiconductor chip to the circuit substrate and simultaneously sealing the semiconductor chip with the resin by applying heat from a side on which the circuit substrate is disposed while a pressure is applied by a rubber head having a rubber hardness of from 5 to 100 from a side on which the release film is disposed; andpeeling off the release film on a front side.
- The manufacturing method according to claim 1,
wherein the following inequalities (1) and (2) are satisfied where Ae is a linear expansion coefficient of the thermosetting sealing resin layer of the sealing resin film, Am is an elastic modulus of the thermosetting sealing resin layer, Be is a linear expansion coefficient of the thermosetting adhesive film, and Bm is an elastic modulus of the thermosetting adhesive film. - The manufacturing method according to claim 1 or 2, wherein the thermosetting sealing resin layer of the sealing resin film and the adhesive film are composed of an epoxy resin or an acrylic resin.
- The manufacturing method according to any of claims 1 to 3, wherein the rubber head is composed of a silicone resin.
- A semiconductor device manufactured by the manufacturing method according to claim 1.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2008097795 | 2008-04-04 | ||
PCT/JP2008/069713 WO2009122607A1 (en) | 2008-04-04 | 2008-10-30 | Semiconductor device and method for manufacturing the same |
Publications (2)
Publication Number | Publication Date |
---|---|
EP2261963A1 true EP2261963A1 (en) | 2010-12-15 |
EP2261963A4 EP2261963A4 (en) | 2013-09-11 |
Family
ID=41135019
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP20080873748 Withdrawn EP2261963A4 (en) | 2008-04-04 | 2008-10-30 | Semiconductor device and method for manufacturing the same |
Country Status (8)
Country | Link |
---|---|
US (1) | US8409932B2 (en) |
EP (1) | EP2261963A4 (en) |
JP (1) | JP5146678B2 (en) |
KR (1) | KR101261104B1 (en) |
CN (1) | CN101983419B (en) |
HK (1) | HK1154990A1 (en) |
TW (1) | TW200945457A (en) |
WO (1) | WO2009122607A1 (en) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2010029726A1 (en) * | 2008-09-11 | 2010-03-18 | 住友ベークライト株式会社 | Semiconductor device and resin composition used in semiconductor device |
JP2012054270A (en) * | 2010-08-31 | 2012-03-15 | Toyoda Gosei Co Ltd | Method of manufacturing light-emitting device |
US8148210B1 (en) * | 2010-09-13 | 2012-04-03 | Infineon Technologies Ag | Method for fabricating a semiconductor chip panel |
CN102254837A (en) * | 2011-04-29 | 2011-11-23 | 永道无线射频标签(扬州)有限公司 | Packaging process of electronic tag inversely stuck sheet packaging production line |
JP6051630B2 (en) | 2011-07-13 | 2016-12-27 | 味の素株式会社 | Semiconductor package |
JP6103377B2 (en) * | 2013-06-19 | 2017-03-29 | シャープ株式会社 | Display device and manufacturing method thereof |
JP6897620B2 (en) * | 2018-03-30 | 2021-06-30 | 株式会社オートネットワーク技術研究所 | Wire harness |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002083832A (en) * | 2000-09-08 | 2002-03-22 | Toppan Forms Co Ltd | Method for fixing ic chip |
WO2004086492A1 (en) * | 2003-03-25 | 2004-10-07 | Dow Corning Toray Co. Ltd. | Semiconductor device and method of manufacturing thereof |
US20040213973A1 (en) * | 2003-04-23 | 2004-10-28 | Tomihiro Hara | Film adhesive for sealing, film laminate for sealing and sealing method |
US20060292753A1 (en) * | 2005-06-27 | 2006-12-28 | Yoshimi Takahashi | Semiconductor Device and Method of Manufacturing a Semiconductor Device |
EP1783828A1 (en) * | 2004-05-27 | 2007-05-09 | Lintec Corporation | Semiconductor sealing resin sheet and semiconductor device manufacturing method using the same |
US20070243667A1 (en) * | 2006-04-18 | 2007-10-18 | Texas Instruments Incorporated | POP Semiconductor Device Manufacturing Method |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6245138A (en) * | 1985-08-23 | 1987-02-27 | Sony Corp | Manufacture of electronic part device |
JPS6285436A (en) * | 1985-10-09 | 1987-04-18 | Sharp Corp | Mounting method for semiconductor chip on substrate |
JP3235520B2 (en) * | 1997-07-10 | 2001-12-04 | 松下電器産業株式会社 | Method for manufacturing semiconductor device |
JP3158399B2 (en) * | 1998-04-23 | 2001-04-23 | 日本電気株式会社 | Resin coating method |
JP3611463B2 (en) * | 1998-10-27 | 2005-01-19 | 松下電器産業株式会社 | Manufacturing method of electronic parts |
JP2003264205A (en) * | 2002-03-08 | 2003-09-19 | Matsushita Electric Ind Co Ltd | Manufacturing method of semiconductor device |
JP3912324B2 (en) * | 2003-05-15 | 2007-05-09 | エプソントヨコム株式会社 | Manufacturing method of surface acoustic wave device |
JP3835556B2 (en) * | 2003-10-27 | 2006-10-18 | セイコーエプソン株式会社 | Semiconductor device manufacturing method and semiconductor device manufacturing apparatus |
JP4502870B2 (en) * | 2005-04-20 | 2010-07-14 | Necエンジニアリング株式会社 | Method for manufacturing hollow semiconductor package |
JP4544044B2 (en) | 2005-06-08 | 2010-09-15 | Tdk株式会社 | Semiconductor device |
DE102007037248A1 (en) * | 2006-09-15 | 2008-03-27 | Samsung Electro - Mechanics Co., Ltd., Suwon | Method for producing a metal film conductor forming body |
-
2008
- 2008-10-30 CN CN2008801284639A patent/CN101983419B/en not_active Expired - Fee Related
- 2008-10-30 WO PCT/JP2008/069713 patent/WO2009122607A1/en active Application Filing
- 2008-10-30 KR KR1020107014645A patent/KR101261104B1/en not_active IP Right Cessation
- 2008-10-30 JP JP2008279024A patent/JP5146678B2/en not_active Expired - Fee Related
- 2008-10-30 EP EP20080873748 patent/EP2261963A4/en not_active Withdrawn
- 2008-10-30 US US12/734,695 patent/US8409932B2/en not_active Expired - Fee Related
- 2008-11-20 TW TW097144791A patent/TW200945457A/en not_active IP Right Cessation
-
2011
- 2011-08-29 HK HK11109085.4A patent/HK1154990A1/en not_active IP Right Cessation
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002083832A (en) * | 2000-09-08 | 2002-03-22 | Toppan Forms Co Ltd | Method for fixing ic chip |
WO2004086492A1 (en) * | 2003-03-25 | 2004-10-07 | Dow Corning Toray Co. Ltd. | Semiconductor device and method of manufacturing thereof |
US20040213973A1 (en) * | 2003-04-23 | 2004-10-28 | Tomihiro Hara | Film adhesive for sealing, film laminate for sealing and sealing method |
EP1783828A1 (en) * | 2004-05-27 | 2007-05-09 | Lintec Corporation | Semiconductor sealing resin sheet and semiconductor device manufacturing method using the same |
US20060292753A1 (en) * | 2005-06-27 | 2006-12-28 | Yoshimi Takahashi | Semiconductor Device and Method of Manufacturing a Semiconductor Device |
US20070243667A1 (en) * | 2006-04-18 | 2007-10-18 | Texas Instruments Incorporated | POP Semiconductor Device Manufacturing Method |
Non-Patent Citations (1)
Title |
---|
See also references of WO2009122607A1 * |
Also Published As
Publication number | Publication date |
---|---|
TW200945457A (en) | 2009-11-01 |
CN101983419B (en) | 2012-08-08 |
WO2009122607A1 (en) | 2009-10-08 |
CN101983419A (en) | 2011-03-02 |
TWI373077B (en) | 2012-09-21 |
JP2009267344A (en) | 2009-11-12 |
KR101261104B1 (en) | 2013-05-06 |
US20100308476A1 (en) | 2010-12-09 |
HK1154990A1 (en) | 2012-05-04 |
US8409932B2 (en) | 2013-04-02 |
EP2261963A4 (en) | 2013-09-11 |
KR20100114019A (en) | 2010-10-22 |
JP5146678B2 (en) | 2013-02-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP2261963A1 (en) | Semiconductor device and method for manufacturing the same | |
KR100507584B1 (en) | Semiconductor device, semiconductor chip mounting substrate, methods of manufacturing the device and substrate, adhesive, and adhesive double coated film | |
KR101105948B1 (en) | Packaging method and system of electric component | |
US5784782A (en) | Method for fabricating printed circuit boards with cavities | |
CA1275235C (en) | Method of fabricating multilayer structures with nonplanar surfaces | |
CN100588038C (en) | Semiconductor device and method for manufacturing the same | |
EP0845806A1 (en) | Improvements in or relating to integrated circuits | |
JP3760063B2 (en) | Electronic package manufacturing method by simultaneous curing of adhesive and encapsulant | |
EP1448745B1 (en) | Anisotropically electroconductive adhesive film, method for the production thereof, and semiconductor devices | |
US10879144B2 (en) | Semiconductor package with multilayer mold | |
EP3706164A1 (en) | Method for producing package structure and sheet used in same | |
US8023277B2 (en) | Electronic component integrated module | |
KR101858783B1 (en) | Method for fabricating connection structure | |
JP2001257239A (en) | Manufacturing method of semiconductor device | |
KR900007302B1 (en) | Semiconductor device | |
KR20000048963A (en) | Semiconductor device, semiconductor chip mounting substrate, methods of manufacturing the device and substrate, adhesive, and adhesive double coated film | |
JP3932279B2 (en) | Mounting structure, optical sensor module and optical sensor module mounting structure | |
US8683681B2 (en) | Room temperature low contact pressure method | |
JP4767518B2 (en) | Implementation method | |
US20220336408A1 (en) | Semifinished Product for Populating with Components and, Method for Populating Same with Components | |
JP2002270744A (en) | Lead frame, method for manufacturing the same, and method for manufacturing heat conductive substrate | |
JP2007214596A (en) | Method of packaging | |
JPH11204556A (en) | Manufacture of semiconductor device | |
CN1641831A (en) | Method of fabricating semiconductor device | |
JP2009177122A (en) | Method for manufacturing thin bonded assembly, and thin bonded assembly |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20100701 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MT NL NO PL PT RO SE SI SK TR |
|
AX | Request for extension of the european patent |
Extension state: AL BA MK RS |
|
DAX | Request for extension of the european patent (deleted) | ||
A4 | Supplementary search report drawn up and despatched |
Effective date: 20130808 |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: H01L 21/56 20060101AFI20130802BHEP Ipc: H01L 21/52 20060101ALI20130802BHEP Ipc: H01L 23/31 20060101ALI20130802BHEP |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: DEXERIALS CORPORATION |
|
17Q | First examination report despatched |
Effective date: 20150505 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN |
|
18D | Application deemed to be withdrawn |
Effective date: 20150916 |