EP2237414B1 - Amplifier circuit of capacitor microphone - Google Patents
Amplifier circuit of capacitor microphone Download PDFInfo
- Publication number
- EP2237414B1 EP2237414B1 EP10003495.8A EP10003495A EP2237414B1 EP 2237414 B1 EP2237414 B1 EP 2237414B1 EP 10003495 A EP10003495 A EP 10003495A EP 2237414 B1 EP2237414 B1 EP 2237414B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- capacitor
- amplifier circuit
- feedback
- characteristic
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Not-in-force
Links
- 239000003990 capacitor Substances 0.000 title claims description 131
- 239000004065 semiconductor Substances 0.000 claims description 14
- 238000009413 insulation Methods 0.000 claims description 10
- 239000012535 impurity Substances 0.000 claims description 6
- 230000001419 dependent effect Effects 0.000 claims description 2
- 230000004044 response Effects 0.000 claims description 2
- 239000010410 layer Substances 0.000 description 16
- 239000000758 substrate Substances 0.000 description 8
- 238000005259 measurement Methods 0.000 description 5
- 230000003321 amplification Effects 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 230000000694 effects Effects 0.000 description 4
- 238000003199 nucleic acid amplification method Methods 0.000 description 4
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 4
- 229920005591 polysilicon Polymers 0.000 description 4
- 230000000670 limiting effect Effects 0.000 description 3
- 101100273027 Dictyostelium discoideum cafA gene Proteins 0.000 description 2
- 101000956368 Trittame loki CRISP/Allergen/PR-1 Proteins 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 230000003071 parasitic effect Effects 0.000 description 2
- 230000010255 response to auditory stimulus Effects 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000009499 grossing Methods 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 229920006395 saturated elastomer Polymers 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 229910000679 solder Inorganic materials 0.000 description 1
- 230000005236 sound signal Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/181—Low-frequency amplifiers, e.g. audio preamplifiers
- H03F3/183—Low-frequency amplifiers, e.g. audio preamplifiers with semiconductor devices only
- H03F3/187—Low-frequency amplifiers, e.g. audio preamplifiers with semiconductor devices only in integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/0805—Capacitors only
- H01L27/0811—MIS diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/92—Capacitors having potential barriers
- H01L29/94—Metal-insulator-semiconductors, e.g. MOS
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/32—Modifications of amplifiers to reduce non-linear distortion
- H03F1/3211—Modifications of amplifiers to reduce non-linear distortion in differential amplifiers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/34—Negative-feedback-circuit arrangements with or without positive feedback
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/181—Low-frequency amplifiers, e.g. audio preamplifiers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/45—Differential amplifiers
- H03F3/45071—Differential amplifiers with semiconductor devices only
- H03F3/45076—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
- H03F3/45475—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using IC blocks as the active amplifying circuit
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04R—LOUDSPEAKERS, MICROPHONES, GRAMOPHONE PICK-UPS OR LIKE ACOUSTIC ELECTROMECHANICAL TRANSDUCERS; DEAF-AID SETS; PUBLIC ADDRESS SYSTEMS
- H04R19/00—Electrostatic transducers
- H04R19/01—Electrostatic transducers characterised by the use of electrets
- H04R19/016—Electrostatic transducers characterised by the use of electrets for microphones
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/03—Indexing scheme relating to amplifiers the amplifier being designed for audio applications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/45—Indexing scheme relating to differential amplifiers
- H03F2203/45136—One differential amplifier in IC-block form being shown
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/45—Indexing scheme relating to differential amplifiers
- H03F2203/45526—Indexing scheme relating to differential amplifiers the FBC comprising a resistor-capacitor combination and being coupled between the LC and the IC
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/45—Indexing scheme relating to differential amplifiers
- H03F2203/45528—Indexing scheme relating to differential amplifiers the FBC comprising one or more passive resistors and being coupled between the LC and the IC
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04R—LOUDSPEAKERS, MICROPHONES, GRAMOPHONE PICK-UPS OR LIKE ACOUSTIC ELECTROMECHANICAL TRANSDUCERS; DEAF-AID SETS; PUBLIC ADDRESS SYSTEMS
- H04R3/00—Circuits for transducers, loudspeakers or microphones
Definitions
- the invention relates to an amplifier circuit of a capacitor microphone generating an electric signal corresponding to sound.
- MEMS microphone and an electret capacitor microphone As a type of capacitor microphone.
- the fundamental structure of the MEMS microphone is a capacitor made of two electrode plates, i.e., a diaphragm and a back plate that are closely faced and disposed, and this structure is formed on a silicon substrate by a MEMS (Micro Electro Mechanical Systems) technique.
- MEMS Micro Electro Mechanical Systems
- This MEMS microphone is resistant to a temperature in a normal solder reflow process, and may be soldered on a printed board together with other components, for example.
- the MEMS microphone may be formed smaller than a general electret capacitor microphone (ECM). For this reason, a device with the MEMS microphone achieves high packaging density and miniaturization.
- the MEMS microphone needs a relatively high direct current bias voltage for operation.
- a constant electric charge Q is charged in the capacitor forming the MEMS microphone.
- the capacitance C of the capacitor changes to change a voltage V between terminals. This change of the voltage V is outputted as a sound signal.
- An amplifier circuit of a MEMS microphone is described in Japanese Patent Application Publication No. 2008-153981 , as formed using a charge pump circuit as a bias voltage generation source and an operational amplifier as a signal amplification portion. Another amplifier circuit for MEMS microphones is disclosed in US 2009/0086992 . An amplifier circuit of an electret capacitor microphone (ECM) is described in Japanese Patent Application Publication No. 2001-102875 .
- ECM electret capacitor microphone
- an inversion amplifier circuit is formed using an operational amplifier, a capacitor microphone Cm and a feedback capacitor Cf.
- An input signal from the capacitor microphone is amplified by a ratio of CAm/CAf and outputted, where CAm is the capacitance value of the capacitor microphone Cm, and CAf is the capacitance value of the feedback capacitor Cf.
- CAm is the capacitance value of the capacitor microphone Cm
- CAf is the capacitance value of the feedback capacitor Cf.
- the level of the output signal of the inversion amplifier circuit has an amplitude at the full scale level of the AD converter or more (0 dBFS or more), or the waveform of the output signal becomes distorted. Then there occurs a problem such that the level of the output signal of the AD converter is saturated (clipped) and the total harmonic distortion characteristic (THD characteristic) is highly enhanced.
- AD converter analog-digital converter
- the invention provides an amplifier circuit of a capacitor microphone.
- the circuit includes a capacitor microphone generating an input signal corresponding to a sound received by the capacitor microphone, and an operational amplifier having an input terminal and an output terminal. The input signal from the capacitor microphone is applied to the input terminal.
- the circuit also includes a first feedback capacitor connected between the output terminal and the input terminal of the operational amplifier and configured to increase a capacitance in response to an increase in an amplitude of the input signal, and a feedback resistor connected between the output terminal and the input terminal of the operational amplifier.
- the amplitude of an output signal of an inversion amplifier circuit is limited according to the amplitude of an input signal by using a MOS capacitor element as a feedback capacitor of the inversion amplifier circuit.
- the MOS capacitor element has a characteristic of increasing its capacitance value according to the amplitude of the input signal increases.
- Fig. 1 is a circuit diagram of the amplifier circuit of the capacitor microphone of the embodiment.
- the amplifier circuit of the capacitor microphone is made of a capacitor Cm as the capacitor microphone and an amplification portion 10 of LSI.
- This capacitor Cm is an electret capacitor microphone (ECM) that does not need a bias voltage, but this may be a MEMS microphone of which an end is applied with a bias voltage.
- An input signal source 1 is connected to one end of the capacitor Cm, and this is a sound source that is equivalently shown on an electric circuit.
- Cp1 indicates a parasitic capacitor which a wiring connecting the capacitor Cm to the amplification portion 10 has.
- the amplification portion 10 is configured as one LSI die, in which an inversion amplifier circuit formed using an operational amplifier 11 is provided.
- the capacitor Cm is connected to an inversion input terminal (-) of the operational amplifier 11 through a terminal P1 of the LSI die.
- an electric signal from the capacitor Cm is applied to the inversion input terminal (-) of the operational amplifier 11 as an input signal.
- An input capacitor Cin is connected to a non-inversion input terminal (+) of the operational amplifier 11.
- the operational amplifier 11 has a non-inversion output terminal (+) and an inversion output terminal (-) that are configured to output output signals Von, Vop as a pair of differential voltages inverted with respect to the center voltage Vs.
- a first feedback capacitor Cf1, a second feedback capacitor Cf2 and a feedback resistor R are connected in parallel between the non-inversion output terminal (+) and the inversion input terminal (-).
- a first feedback capacitor Cf1, a second feedback capacitor Cf2 and a feedback resistor R are connected in parallel between the inversion output terminal (-) and the non-inversion input terminal (+).
- the inversion amplifier circuit made of the operational amplifier 11 thus has a gain that is determined by CAm/CAf.
- CAf is set at a smaller value than CAm.
- CAm may be a minute value, for example, about several pF, and CAf may be set at a very minute value accordingly.
- the inversion input terminal (-) and the non-inversion input terminal (+) float when only the capacitor Cm, the first and second feedback capacitors Cf1, Cf2 are connected to these and smoothing is hardly expected due to the minute capacitances of these, the potentials of these input terminals are unstable. Therefore, the feedback resistors R are parallelly connected to feedback routes respectively to which the capacitors Cf1, Cf2 are connected, thereby achieving the stability of the potentials of the input terminals.
- the feedback resistors R are required to prevent a potential change that occurs in the inversion input terminal (-) and the non-inversion input terminal (+) in response to sound from passing through the feedback resistor R to the inversion output terminal (-) and the non-inversion output terminal (+), and to keep a high output impedance relative to the capacitor Cm. Therefore, the feedback resistors R are set high enough, and are just directly connected between the inversion input terminal (-) and the non-inversion output terminal (+) and between the non-inversion input terminal (+) and the inversion output terminal (-), respectively.
- the AD converter 13 After high frequency components are removed from the output signals Von, Vop of the operational amplifier 11 through a low-pass filter 12, the output signals Von, Vop are inputted to an AD converter 13 and converted to a digital signal as an output signal.
- the output signal of the AD converter 13 is outputted from an output terminal P2 through an output buffer 14 (see the waveform of DATA in Fig. 1 ).
- the AD converter 13 is a sigma-delta type AD converter, for example.
- the first feedback capacitor Cf1 of the operational amplifier 11 is formed using changeable capacitance type MOS capacitor elements, and has a characteristic of increasing the capacitance value CAf1 according to the amplitude of an input signal generated by the capacitor Cm increases.
- the second feedback capacitor Cf2 is a capacitor having low voltage dependency, and has a characteristic of hardly changing the capacitance value CAf2 even when the amplitude of the input signal increases.
- CAf increases according to the amplitude of the input signal increases and accordingly the gain CAm/ CAf of the operational amplifier 11 decreases, thereby limiting the output signals Von and Vop of the operational amplifier 11.
- an input signal to the AD converter 13 in the subsequent stage is limited to the full scale level or lower, and the total harmonic distortion characteristic (THD characteristic) is highly improved.
- the second feedback capacitor Cf2 is provided in order to control the voltage dependency (the dependency on the input signal amplitude) of the capacitance value CAf (the sum of the capacitance value CAf1 and the capacitance value CAf2). For example, the voltage dependency is decreased by increasing CAf2.
- the second feedback capacitor Cf2 may be omitted.
- Fig. 2 is a circuit diagram showing the structure of the first feedback capacitor Cf1
- Fig. 3 is a cross-sectional view showing the structure of the first feedback capacitor Cf1, that is a cross-sectional view along a first MOS capacitor element M1 and a second MOS capacitor element M2.
- the C-V characteristic (capacitance-voltage characteristic) of a single MOS capacitor is asymmetrical with respect to the center voltage (a voltage applied to the input and output terminals of the capacitor is zero), and the total harmonic distortion characteristic (THD characteristic) is not highly improved. Therefore, by connecting two same MOS capacitor elements alternately in parallel, the C-V characteristic symmetrical with respect to the center voltage is obtained and the total harmonic distortion characteristic (THD characteristic) is highly improved.
- the first MOS capacitor element M1 has a first gate G1, a first back gate BG1, a first source S1 and a first drain D1.
- the second MOS capacitor element M2 has a second gate G2, a second back gate BG2, a second source S2 and a second drain D2.
- the first and second MOS capacitor elements M1, M2 are enhancement type N-channel MOS transistors having the same structures and sizes.
- the first gate G1 and the second back gate BG2 are electrically connected.
- This connection node is N1.
- the second gate G2 and the first back gate BG1 are electrically connected.
- This connection node is N2.
- An input voltage Vin is applied to the node N1, and an output voltage Vout is applied to the node N2.
- the node N1 is connected to the inversion input terminal (-) of the operational amplifier 11 in Fig. 1
- the node N2 is connected to the non-inversion output terminal (+) of the operational amplifier 11.
- Fig. 3 is a cross-sectional view showing the device structure of the first feedback capacitor Cf1.
- an N type well 21 is formed on the front surface of a P type semiconductor substrate 20.
- a first P type well 22 and a second P type well 23 are formed on the front surface of this N type well 21.
- the first MOS capacitor element M1 is formed on the first P type well 22, and the second MOS capacitor element M2 is formed on the second P type well 23.
- the first P type well 22 is the first back gate BG1 of the first MOS capacitor element M1.
- the second P type well 23 is the second back gate BG2 of the second MOS capacitor element M2.
- the first gate G1 is formed on a gate insulation film 24 (a capacitor insulation film)
- the second gate G2 is formed on a gate insulation film 25 (a capacitor insulation film).
- the gate insulation films 24, 25 are made of the same materials and have the same thicknesses.
- the device structure of the first feedback capacitor Cf1 is not limited to the structure using the P type semiconductor substrate 20 and the triple well structure as described above. It may use an N type semiconductor substrate instead of the P type semiconductor substrate 20, and the first P type well 22 and the second P type well 23 may be formed on the front surface of the substrate.
- Figs. 4A, 4B and 4C are graphs showing the C-V characteristic of the first feedback capacitor Cf1.
- Fig. 4A shows the C-V characteristic of the first MOS capacitor element M1.
- Vt the voltage
- the applied voltage is Vt (threshold) or lower and near Vt
- the capacitance value C1 is low since a depletion layer is formed in the channel.
- the applied voltage further shifts in the negative direction, the channel becomes in a storage state and the capacitance value C1 increases.
- This C-V characteristic is asymmetrical with respect to the center voltage (0V).
- Fig. 4B shows the C-V characteristic of the second MOS capacitor element M2.
- this C-V characteristic has a reversed shape of the C-V characteristic of the first MOS capacitor element M1 with respect to the axis of ordinates in the figure.
- the capacitance value C2 increases sharply since an inversion layer is formed in the channel.
- the applied voltage is -Vt (threshold) or more and near -Vt
- the capacitance value C2 is low since a depletion layer is formed in the channel.
- the applied voltage shifts in the positive direction, the channel becomes in a storage state and the capacitance value C2 increases. This is opposite to the C-V characteristic of the first MOS capacitor element M1.
- Fig. 4C shows the C-V characteristic of the first feedback capacitor Cf1. This is the sum of the C-V characteristics of the first MOS capacitor element M1 and the second MOS capacitor element M2. As apparent from this, the C-V characteristic of the first feedback capacitor Cf1 is symmetrical with respect to the center voltage (0V).
- the first back gate BG1 is connected to the first source S1 and the first drain D1 instead of to the ground.
- the second back gate BG2 is connected to the second source S2 and the second drain D2 instead of to the ground. This eliminates a back gate bias effect even when the center voltage is other than 0V, providing the C-V characteristic of the first feedback capacitor Cf1 that is symmetrical with respect to the center voltage.
- Fig. 5 is a graph showing a measurement example of the C-V characteristic of the first MOS capacitor element M1 in the first feedback capacitor Cf
- Fig. 6 is a graph showing a measurement example of the C-V characteristic of the first feedback capacitor Cf1.
- Figs. 5 and 6 show a measurement example of three samples respectively, in which Vten20 indicates Vt (threshold) and area 20000 ⁇ m2 indicates the area of the first MOS capacitor element M1. It is observed that the C-V characteristic in Fig. 5 is asymmetrical with respect to the center voltage (0V), while the C-V characteristic in Fig. 6 is symmetrical with respect to the center voltage (0V).
- the C-V characteristics of the first and second MOS capacitor elements M1, M2 have low voltage dependency on a general input signal level, as shown in FIG. 4C .
- the C-V characteristic is significantly flat. Accordingly, under normal conditions, the linearity between the input signal and the output signal is maintained.
- the total harmonic distortion characteristic is improved more highly by controlling the sizes of the first and second MOS capacitor elements M1, M2 (the area of the gate determined by the channel length L and channel width W of the MOS transistor) so that the maximum level of the signal inputted to the AD converter 13 becomes 0 dBFS or lower.
- the changeable capacitance range is controllable by changing the sizes of the first and second MOS capacitor elements M1, M2. It is noted that even when the first and second MOS capacitor elements M1, M2 are of a P channel type instead of an N channel type, the C-V characteristic symmetrical with respect to the center voltage is achieved.
- Fig. 7 is a cross-sectional view showing the structure of the second feedback capacitor Cf2.
- the second feedback capacitor Cf2 is formed on the same P type semiconductor substrate 20 on which the first feedback capacitor Cf1 is formed.
- a first polycrystalline semiconductor layer 31 e.g. a polysilicon layer
- a capacitor insulation layer 32 e.g. a silicon oxide layer
- a second polycrystalline semiconductor layer 33 e.g. a polysilicon layer
- the capacitor insulation layer 32 is disposed between the first and second polycrystalline semiconductor layers 31, 33.
- a high concentration of N-type impurities or P-type impurities is doped in the first and second polycrystalline semiconductor layers 31, 33 and thus the voltage dependency of the C-V characteristic is low.
- This impurity concentration is higher than the impurity concentration of the first and second P type wells 21, 22.
- the second feedback capacitor Cf2 is not limited to the PIP (a polysilicon layer -an insulation layer - a polysilicon layer) capacitor structure as described above, and may be of an N type depletion MOS capacitor of which the C-V characteristic has low voltage dependency.
- the gain is limited by the C-V characteristic (capacitance-voltage characteristic) of the feedback capacitor according to the input signal from the capacitor microphone increases, and thus the levels of the output signals of the amplifier circuit are limited to the full scale level of the circuit in the subsequent stage or lower or limited to the supply voltage of the inversion amplifier or lower.
- the circuit in the subsequent stage is an AD converter, the total harmonic distortion characteristic (THD characteristic) is highly improved.
- the invention limits the gain of the amplifier circuit by using the C-V characteristic of the feedback capacitor, thereby providing high speed operation and small circuit size compared with a case using a general ALC circuit (an automatic level control circuit) for level limitation.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Multimedia (AREA)
- Computer Hardware Design (AREA)
- Nonlinear Science (AREA)
- Acoustics & Sound (AREA)
- Signal Processing (AREA)
- Ceramic Engineering (AREA)
- Amplifiers (AREA)
- Control Of Amplification And Gain Control (AREA)
- Tone Control, Compression And Expansion, Limiting Amplitude (AREA)
Description
- The invention relates to an amplifier circuit of a capacitor microphone generating an electric signal corresponding to sound.
- There are a MEMS microphone and an electret capacitor microphone (ECM) as a type of capacitor microphone. The fundamental structure of the MEMS microphone is a capacitor made of two electrode plates, i.e., a diaphragm and a back plate that are closely faced and disposed, and this structure is formed on a silicon substrate by a MEMS (Micro Electro Mechanical Systems) technique. This MEMS microphone is resistant to a temperature in a normal solder reflow process, and may be soldered on a printed board together with other components, for example. The MEMS microphone may be formed smaller than a general electret capacitor microphone (ECM). For this reason, a device with the MEMS microphone achieves high packaging density and miniaturization.
- While the ECM uses an electret element that stores electric charge semipermanently and thus does not need a bias voltage, the MEMS microphone needs a relatively high direct current bias voltage for operation. By applying this bias voltage, a constant electric charge Q is charged in the capacitor forming the MEMS microphone. When the diaphragm vibrates by sound pressure in this state, the capacitance C of the capacitor changes to change a voltage V between terminals. This change of the voltage V is outputted as a sound signal.
- An amplifier circuit of a MEMS microphone is described in Japanese Patent Application Publication No.
2008-153981 US 2009/0086992 . An amplifier circuit of an electret capacitor microphone (ECM) is described in Japanese Patent Application Publication No.2001-102875 - In an amplifier circuit of a capacitor microphone, an inversion amplifier circuit is formed using an operational amplifier, a capacitor microphone Cm and a feedback capacitor Cf. An input signal from the capacitor microphone is amplified by a ratio of CAm/CAf and outputted, where CAm is the capacitance value of the capacitor microphone Cm, and CAf is the capacitance value of the feedback capacitor Cf. In this case, when the input signal inputted to the inversion amplifier circuit is too high, there occurs a problem such that an output signal of the inversion amplifier circuit has an amplitude at the full scale level of a circuit in a subsequent stage or more or becomes the supply voltage of the inversion amplifier or more, and is clipped at the supply voltage (i.e., waveform distortion occurs).
- Particularly when the circuit in the subsequent stage that receives the output signal of the inversion amplifier circuit is an AD converter (an analog-digital converter), the level of the output signal of the inversion amplifier circuit has an amplitude at the full scale level of the AD converter or more (0 dBFS or more), or the waveform of the output signal becomes distorted. Then there occurs a problem such that the level of the output signal of the AD converter is saturated (clipped) and the total harmonic distortion characteristic (THD characteristic) is highly enhanced.
- It is an object of the invention to provide an improved amplifier circuit that lessens this drawback.
- Document
US 2008/0111176 discloses a transistor that can operate as a capacitor and is tuneable in regard to its capacitance. - The solution according to the invention resides in the features of the independent claim and preferably in those of the dependent claims.
- The invention provides an amplifier circuit of a capacitor microphone. The circuit includes a capacitor microphone generating an input signal corresponding to a sound received by the capacitor microphone, and an operational amplifier having an input terminal and an output terminal. The input signal from the capacitor microphone is applied to the input terminal. The circuit also includes a first feedback capacitor connected between the output terminal and the input terminal of the operational amplifier and configured to increase a capacitance in response to an increase in an amplitude of the input signal, and a feedback resistor connected between the output terminal and the input terminal of the operational amplifier.
-
-
Fig. 1 is a circuit diagram of an amplifier circuit of a capacitor microphone of an embodiment of the invention. -
Fig. 2 is a diagram showing a structure of a first feedback capacitor. -
Fig. 3 is a cross-sectional view showing the structure of the first feedback capacitor. -
Figs. 4A, 4B and 4C are graphs for explaining the C-V characteristic of the first feedback capacitor. -
Fig. 5 is a measurement graph of the C-V characteristic of the first feedback capacitor. -
Fig. 6 is a measurement graph of the C-V characteristic of the first feedback capacitor. -
Fig. 7 is a cross-sectional view showing a structure of a second feedback capacitor. - An amplifier circuit of a capacitor microphone of an embodiment of the invention will be described referring to
Figs. 1 to 6 . In this embodiment, the amplitude of an output signal of an inversion amplifier circuit is limited according to the amplitude of an input signal by using a MOS capacitor element as a feedback capacitor of the inversion amplifier circuit. The MOS capacitor element has a characteristic of increasing its capacitance value according to the amplitude of the input signal increases. -
Fig. 1 is a circuit diagram of the amplifier circuit of the capacitor microphone of the embodiment. As shown in the figure, the amplifier circuit of the capacitor microphone is made of a capacitor Cm as the capacitor microphone and anamplification portion 10 of LSI. This capacitor Cm is an electret capacitor microphone (ECM) that does not need a bias voltage, but this may be a MEMS microphone of which an end is applied with a bias voltage. Aninput signal source 1 is connected to one end of the capacitor Cm, and this is a sound source that is equivalently shown on an electric circuit. - By a change of the capacitance value of the capacitor Cm in response to sound, an electric signal corresponding to the sound is outputted from the other end of the capacitor Cm.
- Cp1 indicates a parasitic capacitor which a wiring connecting the capacitor Cm to the
amplification portion 10 has. - The
amplification portion 10 is configured as one LSI die, in which an inversion amplifier circuit formed using anoperational amplifier 11 is provided. The capacitor Cm is connected to an inversion input terminal (-) of theoperational amplifier 11 through a terminal P1 of the LSI die. In detail, an electric signal from the capacitor Cm is applied to the inversion input terminal (-) of theoperational amplifier 11 as an input signal. - An input capacitor Cin is connected to a non-inversion input terminal (+) of the
operational amplifier 11. The capacitance value CAin of the input capacitor Cin is preferably set equal to the sum of the capacitance value CAm of the capacitor Cm and the capacitance value CAp1 of the parasitic capacitor Cp1 in order to obtain output signals Von, Vop of theoperational amplifier 11 that have symmetrical waveforms with respect to a center voltage Vs. (CAin=CAm+CAp1) - The
operational amplifier 11 has a non-inversion output terminal (+) and an inversion output terminal (-) that are configured to output output signals Von, Vop as a pair of differential voltages inverted with respect to the center voltage Vs. A first feedback capacitor Cf1, a second feedback capacitor Cf2 and a feedback resistor R are connected in parallel between the non-inversion output terminal (+) and the inversion input terminal (-). Furthermore, in a symmetrical manner, a first feedback capacitor Cf1, a second feedback capacitor Cf2 and a feedback resistor R are connected in parallel between the inversion output terminal (-) and the non-inversion input terminal (+). - The inversion amplifier circuit made of the
operational amplifier 11 thus has a gain that is determined by CAm/CAf. CAf is the sum of the capacitance value CAf1of the first feedback capacitor Cf1 and the capacitance value CAf2 of the second feedback capacitor Cf2, i.e., CAf=CAfl+CAf2. In order to obtain the gain of 1 or more, CAf is set at a smaller value than CAm. CAm may be a minute value, for example, about several pF, and CAf may be set at a very minute value accordingly. - Since the inversion input terminal (-) and the non-inversion input terminal (+) float when only the capacitor Cm, the first and second feedback capacitors Cf1, Cf2 are connected to these and smoothing is hardly expected due to the minute capacitances of these, the potentials of these input terminals are unstable. Therefore, the feedback resistors R are parallelly connected to feedback routes respectively to which the capacitors Cf1, Cf2 are connected, thereby achieving the stability of the potentials of the input terminals.
- The feedback resistors R are required to prevent a potential change that occurs in the inversion input terminal (-) and the non-inversion input terminal (+) in response to sound from passing through the feedback resistor R to the inversion output terminal (-) and the non-inversion output terminal (+), and to keep a high output impedance relative to the capacitor Cm. Therefore, the feedback resistors R are set high enough, and are just directly connected between the inversion input terminal (-) and the non-inversion output terminal (+) and between the non-inversion input terminal (+) and the inversion output terminal (-), respectively.
- After high frequency components are removed from the output signals Von, Vop of the
operational amplifier 11 through a low-pass filter 12, the output signals Von, Vop are inputted to anAD converter 13 and converted to a digital signal as an output signal. The output signal of theAD converter 13 is outputted from an output terminal P2 through an output buffer 14 (see the waveform of DATA inFig. 1 ). TheAD converter 13 is a sigma-delta type AD converter, for example. - The first feedback capacitor Cf1 of the
operational amplifier 11 is formed using changeable capacitance type MOS capacitor elements, and has a characteristic of increasing the capacitance value CAf1 according to the amplitude of an input signal generated by the capacitor Cm increases. On the other hand, the second feedback capacitor Cf2 is a capacitor having low voltage dependency, and has a characteristic of hardly changing the capacitance value CAf2 even when the amplitude of the input signal increases. - Therefore, CAf increases according to the amplitude of the input signal increases and accordingly the gain CAm/ CAf of the
operational amplifier 11 decreases, thereby limiting the output signals Von and Vop of theoperational amplifier 11. This limits the output signals Von, Vop of theoperational amplifier 11 to the supply voltage or lower even when the amplitude of the input signal becomes too large. Furthermore, an input signal to theAD converter 13 in the subsequent stage is limited to the full scale level or lower, and the total harmonic distortion characteristic (THD characteristic) is highly improved. - The second feedback capacitor Cf2 is provided in order to control the voltage dependency (the dependency on the input signal amplitude) of the capacitance value CAf (the sum of the capacitance value CAf1 and the capacitance value CAf2). For example, the voltage dependency is decreased by increasing CAf2. In detail, when the input signal becomes high, an amount of limitation of the output signals Von, Vop of the
operational amplifier 11 is controllable by controlling the gain of theoperational amplifier 11. Accordingly, if such control is not necessary, the second feedback capacitor Cf2 may be omitted. -
Fig. 2 is a circuit diagram showing the structure of the first feedback capacitor Cf1, andFig. 3 is a cross-sectional view showing the structure of the first feedback capacitor Cf1, that is a cross-sectional view along a first MOS capacitor element M1 and a second MOS capacitor element M2. - The C-V characteristic (capacitance-voltage characteristic) of a single MOS capacitor is asymmetrical with respect to the center voltage (a voltage applied to the input and output terminals of the capacitor is zero), and the total harmonic distortion characteristic (THD characteristic) is not highly improved. Therefore, by connecting two same MOS capacitor elements alternately in parallel, the C-V characteristic symmetrical with respect to the center voltage is obtained and the total harmonic distortion characteristic (THD characteristic) is highly improved.
- As shown in
Fig. 2 , the first MOS capacitor element M1 has a first gate G1, a first back gate BG1, a first source S1 and a first drain D1. Furthermore, the second MOS capacitor element M2 has a second gate G2, a second back gate BG2, a second source S2 and a second drain D2. The first and second MOS capacitor elements M1, M2 are enhancement type N-channel MOS transistors having the same structures and sizes. - The first gate G1 and the second back gate BG2 are electrically connected. This connection node is N1. The second gate G2 and the first back gate BG1 are electrically connected. This connection node is N2. An input voltage Vin is applied to the node N1, and an output voltage Vout is applied to the node N2. The node N1 is connected to the inversion input terminal (-) of the
operational amplifier 11 inFig. 1 , and the node N2 is connected to the non-inversion output terminal (+) of theoperational amplifier 11. -
Fig. 3 is a cross-sectional view showing the device structure of the first feedback capacitor Cf1. As shown in the figure, an N type well 21 is formed on the front surface of a Ptype semiconductor substrate 20. A first P type well 22 and a second P type well 23 are formed on the front surface of this N type well 21. The first MOS capacitor element M1 is formed on the first P type well 22, and the second MOS capacitor element M2 is formed on the second P type well 23. - In this case, the first P type well 22 is the first back gate BG1 of the first MOS capacitor element M1. The second P type well 23 is the second back gate BG2 of the second MOS capacitor element M2. The first gate G1 is formed on a gate insulation film 24 (a capacitor insulation film), and the second gate G2 is formed on a gate insulation film 25 (a capacitor insulation film). Preferably, the
gate insulation films - The device structure of the first feedback capacitor Cf1 is not limited to the structure using the P
type semiconductor substrate 20 and the triple well structure as described above. It may use an N type semiconductor substrate instead of the Ptype semiconductor substrate 20, and the first P type well 22 and the second P type well 23 may be formed on the front surface of the substrate. -
Figs. 4A, 4B and 4C are graphs showing the C-V characteristic of the first feedback capacitor Cf1.Fig. 4A shows the C-V characteristic of the first MOS capacitor element M1. The axis of abscissas indicates a voltage (=Vin-Vout) applied to the first MOS capacitor element M1, and the axis of ordinates indicates the capacitance value C1. As shown in the figure, when the applied voltage is Vt (threshold) or more, the capacitance value C1 increases sharply since an inversion layer is formed in the channel. When the applied voltage is Vt (threshold) or lower and near Vt, the capacitance value C1 is low since a depletion layer is formed in the channel. However, as the applied voltage further shifts in the negative direction, the channel becomes in a storage state and the capacitance value C1 increases. This C-V characteristic is asymmetrical with respect to the center voltage (0V). -
Fig. 4B shows the C-V characteristic of the second MOS capacitor element M2. As shown in the figure, this C-V characteristic has a reversed shape of the C-V characteristic of the first MOS capacitor element M1 with respect to the axis of ordinates in the figure. In detail, when the applied voltage becomes lower than -Vt, the capacitance value C2 increases sharply since an inversion layer is formed in the channel. When the applied voltage is -Vt (threshold) or more and near -Vt, the capacitance value C2 is low since a depletion layer is formed in the channel. However, as the applied voltage shifts in the positive direction, the channel becomes in a storage state and the capacitance value C2 increases. This is opposite to the C-V characteristic of the first MOS capacitor element M1. -
Fig. 4C shows the C-V characteristic of the first feedback capacitor Cf1. This is the sum of the C-V characteristics of the first MOS capacitor element M1 and the second MOS capacitor element M2. As apparent from this, the C-V characteristic of the first feedback capacitor Cf1 is symmetrical with respect to the center voltage (0V). - At this time, when the first and second back gates BG1, BG2 are set at the ground voltage (0V), a back gate bias effect does not occur when the center voltage is the ground voltage (0V), but when the center voltage is not 0V the C-V characteristic becomes asymmetrical with respect to the center voltage by a back gate bias effect. In actual, in the case of the circuit in
Fig. 1 , due to the virtual short of theoperational amplifier 11, the center voltage Vs applied to the first feedback capacitor Cf1 becomes half of the supply voltage Vdd of theoperational amplifier 11. When the C-V characteristic becomes asymmetrical with respect to the center voltage by a back gate bias effect, the total harmonic distortion increases when the input signal becomes too high, and thus the total harmonic distortion characteristic (THD characteristic) is enhanced. - Therefore, as shown in
Figs. 2 and 3 , the first back gate BG1 is connected to the first source S1 and the first drain D1 instead of to the ground. Similarly, the second back gate BG2 is connected to the second source S2 and the second drain D2 instead of to the ground. This eliminates a back gate bias effect even when the center voltage is other than 0V, providing the C-V characteristic of the first feedback capacitor Cf1 that is symmetrical with respect to the center voltage. -
Fig. 5 is a graph showing a measurement example of the C-V characteristic of the first MOS capacitor element M1 in the first feedback capacitor Cf1, andFig. 6 is a graph showing a measurement example of the C-V characteristic of the first feedback capacitor Cf1.Figs. 5 and6 show a measurement example of three samples respectively, in which Vten20 indicates Vt (threshold) and area 20000 µm2 indicates the area of the first MOS capacitor element M1. It is observed that the C-V characteristic inFig. 5 is asymmetrical with respect to the center voltage (0V), while the C-V characteristic inFig. 6 is symmetrical with respect to the center voltage (0V). - By thus using the changeable capacitance type first MOS capacitor element M1 and second MOS capacitor element M2 as the first feedback capacitor Cf1, an output signal limiting effect is obtained in the similar manner to a general ALC circuit. Furthermore, this circuit operates at high speed compared with an ALC circuit that performs a level limiting operation after a level is detected, and the circuit size is smaller than in a case using an ALC circuit that needs a level detection circuit, a control switch, a control circuit, etc.
- Furthermore, the C-V characteristics of the first and second MOS capacitor elements M1, M2 have low voltage dependency on a general input signal level, as shown in
FIG. 4C . In other words, when the amplifier circuit is used under normal conditions, i.e., between the two threshold voltages, the C-V characteristic is significantly flat. Accordingly, under normal conditions, the linearity between the input signal and the output signal is maintained. - On the other hand, in a system in which a too high level of input signal is expected to be inputted to the
AD converter 13 in advance, the total harmonic distortion characteristic (THD characteristic) is improved more highly by controlling the sizes of the first and second MOS capacitor elements M1, M2 (the area of the gate determined by the channel length L and channel width W of the MOS transistor) so that the maximum level of the signal inputted to theAD converter 13 becomes 0 dBFS or lower. - Furthermore, the changeable capacitance range is controllable by changing the sizes of the first and second MOS capacitor elements M1, M2. It is noted that even when the first and second MOS capacitor elements M1, M2 are of a P channel type instead of an N channel type, the C-V characteristic symmetrical with respect to the center voltage is achieved.
-
Fig. 7 is a cross-sectional view showing the structure of the second feedback capacitor Cf2. The second feedback capacitor Cf2 is formed on the same Ptype semiconductor substrate 20 on which the first feedback capacitor Cf1 is formed. A first polycrystalline semiconductor layer 31 (e.g. a polysilicon layer), a capacitor insulation layer 32 (e.g. a silicon oxide layer), a second polycrystalline semiconductor layer 33 (e.g. a polysilicon layer) are layered and formed on the Ptype semiconductor substrate 20 with aninterlayer insulation film 30 being interposed therebetween. In detail, thecapacitor insulation layer 32 is disposed between the first and second polycrystalline semiconductor layers 31, 33. A high concentration of N-type impurities or P-type impurities is doped in the first and second polycrystalline semiconductor layers 31, 33 and thus the voltage dependency of the C-V characteristic is low. This impurity concentration is higher than the impurity concentration of the first and secondP type wells 21, 22. - The second feedback capacitor Cf2 is not limited to the PIP (a polysilicon layer -an insulation layer - a polysilicon layer) capacitor structure as described above, and may be of an N type depletion MOS capacitor of which the C-V characteristic has low voltage dependency.
- In the amplifier circuit of the capacitor microphone of the invention, the gain is limited by the C-V characteristic (capacitance-voltage characteristic) of the feedback capacitor according to the input signal from the capacitor microphone increases, and thus the levels of the output signals of the amplifier circuit are limited to the full scale level of the circuit in the subsequent stage or lower or limited to the supply voltage of the inversion amplifier or lower. In particular, when the circuit in the subsequent stage is an AD converter, the total harmonic distortion characteristic (THD characteristic) is highly improved.
- Furthermore, the invention limits the gain of the amplifier circuit by using the C-V characteristic of the feedback capacitor, thereby providing high speed operation and small circuit size compared with a case using a general ALC circuit (an automatic level control circuit) for level limitation.
Claims (6)
- An amplifier circuit of a capacitor microphone, comprising:a capacitor microphone (Cm) for generating an input signal corresponding to a sound received by the capacitor microphone; andan operational amplifier (11) comprising an input terminal and an output terminal, the input signal from the capacitor microphone (Cm) being applied to the input terminal; anda first feedback capacitor (Cf1) connected between the output terminal and the input terminal of the operational amplifier (11)characterized in that
the first feedback capacitor (Cf1) is configured to increase a capacitance in response to an increase in an amplitude of the input signal and comprises a first MOS transistor (M1) comprising a first gate (G1), a first back gate (BG1), a first source (S1) and a first drain (D1) and a second MOS transistor (M2) comprising a second gate (G2), a second back gate (BG2), a second source (S2) and a second drain (D2), the first gate (G1) is connected to the second back gate (BG2), and the second gate (G2) is connected to the first back gate (BG1) ;
and by further comprising a feedback resistor (R) connected between the output terminal and the input terminal of the operational amplifier (11). - The amplifier circuit of claim 1, wherein the first back gate (BG1) is connected to the first source (S1) and the first drain (D1), and the second back gate (BG2) is connected to the second source (S2) and the second drain (D2).
- The amplifier circuit according to claim 1 or 2, further comprising a second feedback capacitor (Cf2) connected between the output terminal and the input terminal of the operational amplifier (11), a capacitance of the second feedback capacitor (Cf2) being less dependent on the input signal than the capacitance of the first feedback capacitor (Cf1)
- The amplifier circuit of claim 3, wherein the second feedback capacitor (Cf2) comprises first and second polycrystalline semiconductor layers (31, 33) and a capacitor insulation layer (32) disposed between the first polycrystalline semiconductor layer (31) and the second polycrystalline semiconductor layer (33), and impurity concentrations of the first and second polycrystalline semiconductor layers are higher than impurity concentrations of the first and second back gates (BG1, BG2).
- The amplifier circuit according to any of claim 1 to 4, further comprising an AD converter (13) converting an output signal of the operational amplifier (11) to a digital signal.
- The amplifier circuit according to any of claim 1 to 5, wherein a C-V characteristic curve of the first feedback capacitor (Cf1) is symmetric with respect to a center voltage of the characteristic curve.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2009090879A JP5253275B2 (en) | 2009-04-03 | 2009-04-03 | Amplifier circuit for condenser microphone |
Publications (3)
Publication Number | Publication Date |
---|---|
EP2237414A2 EP2237414A2 (en) | 2010-10-06 |
EP2237414A3 EP2237414A3 (en) | 2012-08-15 |
EP2237414B1 true EP2237414B1 (en) | 2013-10-16 |
Family
ID=42361847
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP10003495.8A Not-in-force EP2237414B1 (en) | 2009-04-03 | 2010-03-30 | Amplifier circuit of capacitor microphone |
Country Status (4)
Country | Link |
---|---|
US (1) | US8374363B2 (en) |
EP (1) | EP2237414B1 (en) |
JP (1) | JP5253275B2 (en) |
KR (1) | KR101098047B1 (en) |
Families Citing this family (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
ITTO20090495A1 (en) * | 2009-06-30 | 2011-01-01 | St Microelectronics Srl | PREAMPLIFIER CIRCUIT FOR A CAPACITIVE MICRO-ELECTROMECHANICAL ACOUSTIC TRANSDUCER |
US9236837B2 (en) * | 2011-08-25 | 2016-01-12 | Infineon Technologies Ag | System and method for low distortion capacitive signal source amplifier |
US8638249B2 (en) | 2012-04-16 | 2014-01-28 | Infineon Technologies Ag | System and method for high input capacitive signal amplifier |
EP2955936B1 (en) | 2012-06-12 | 2017-05-24 | ams AG | Sensor arrangement and method for generating an amplified sensor signal |
US8872589B2 (en) * | 2012-09-20 | 2014-10-28 | Infineon Technologies Ag | System and method for a programmable gain amplifier |
CN103208263B (en) * | 2013-03-14 | 2015-03-04 | 京东方科技集团股份有限公司 | Shift register, display device, gate drive circuit and driving method |
EP2824832B1 (en) * | 2013-07-10 | 2018-08-29 | ams AG | Electric amplifier circuit for amplifying an output signal of a microphone |
US9179221B2 (en) * | 2013-07-18 | 2015-11-03 | Infineon Technologies Ag | MEMS devices, interface circuits, and methods of making thereof |
US9332369B2 (en) | 2013-10-22 | 2016-05-03 | Infineon Technologies Ag | System and method for automatic calibration of a transducer |
US9502019B2 (en) | 2014-02-10 | 2016-11-22 | Robert Bosch Gmbh | Elimination of 3D parasitic effects on microphone power supply rejection |
ITUB20151133A1 (en) * | 2015-05-29 | 2016-11-29 | St Microelectronics Srl | DIFFERENTIAL AMPLIFIER CIRCUIT FOR A CAPACITIVE ACOUSTIC TRANSDUCER AND CORRESPONDING CAPACITIVE ACOUSTIC TRANSDUCER |
WO2017083679A1 (en) * | 2015-11-12 | 2017-05-18 | Knowles Electronics, Llc | Method and apparatus to increase audio band microphone sensitivity |
US10506318B2 (en) * | 2016-02-23 | 2019-12-10 | Infineon Technologies Ag | System and method for signal read-out using source follower feedback |
EP3855129B1 (en) | 2017-03-22 | 2023-10-25 | Knowles Electronics, LLC | Interface circuit for a capacitive sensor |
CN110336553A (en) * | 2019-06-06 | 2019-10-15 | 上海集成电路研发中心有限公司 | A kind of output circuit adjusting dynamic range |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0666622B2 (en) * | 1987-08-27 | 1994-08-24 | 日本電気株式会社 | Amplifier |
US6069959A (en) * | 1997-04-30 | 2000-05-30 | Noise Cancellation Technologies, Inc. | Active headset |
JP2000138548A (en) * | 1998-11-02 | 2000-05-16 | Yozan Inc | Gain variable inversion amplifier circuit |
KR20000074616A (en) * | 1999-05-24 | 2000-12-15 | 윤종용 | Gain controller using switched capacitor |
JP2001102875A (en) | 1999-10-01 | 2001-04-13 | Hosiden Corp | Semiconductor amplifier circuit and semiconductor electret capacitor microphone |
JP2003204487A (en) * | 2002-01-09 | 2003-07-18 | Sony Corp | Signal processing circuit |
JP4110792B2 (en) * | 2002-02-20 | 2008-07-02 | 日本電気株式会社 | Capacitor element and semiconductor integrated circuit using capacitor element |
US7894616B2 (en) | 2003-03-20 | 2011-02-22 | Bse Co., Ltd. | Condenser microphone employing wide band stop filter and having improved resistance to electrostatic discharge |
ATE410820T1 (en) | 2004-01-12 | 2008-10-15 | Sonion As | AMPLIFIER CIRCUIT FOR CAPACITIVE CONVERTERS |
JP4142059B2 (en) * | 2006-04-11 | 2008-08-27 | 日本バーブラウン株式会社 | Integration circuit |
JP2008028879A (en) | 2006-07-25 | 2008-02-07 | Sanyo Electric Co Ltd | Microphone amplifier |
US7821053B2 (en) * | 2006-11-15 | 2010-10-26 | International Business Machines Corporation | Tunable capacitor |
JP4959315B2 (en) | 2006-12-18 | 2012-06-20 | オンセミコンダクター・トレーディング・リミテッド | Capacitance change detection circuit and condenser microphone device |
US20090086992A1 (en) * | 2007-09-27 | 2009-04-02 | Fortemedia, Inc. | Microphone circuit and charge amplifier thereof |
JP2009090879A (en) | 2007-10-10 | 2009-04-30 | Honda Motor Co Ltd | Braking device |
US8139790B2 (en) * | 2008-05-15 | 2012-03-20 | Fortemedia, Inc. | Integrated circuit biasing a microphone |
-
2009
- 2009-04-03 JP JP2009090879A patent/JP5253275B2/en active Active
-
2010
- 2010-03-22 US US12/728,643 patent/US8374363B2/en active Active
- 2010-03-30 EP EP10003495.8A patent/EP2237414B1/en not_active Not-in-force
- 2010-04-02 KR KR1020100030180A patent/KR101098047B1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
JP2010245728A (en) | 2010-10-28 |
US20100254549A1 (en) | 2010-10-07 |
US8374363B2 (en) | 2013-02-12 |
JP5253275B2 (en) | 2013-07-31 |
EP2237414A3 (en) | 2012-08-15 |
KR101098047B1 (en) | 2011-12-26 |
EP2237414A2 (en) | 2010-10-06 |
KR20100110741A (en) | 2010-10-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP2237414B1 (en) | Amplifier circuit of capacitor microphone | |
EP2549643B1 (en) | System and method for capacitive signal source amplifier | |
US10823774B2 (en) | Sensor arrangement with a capacitive sensor and method for generating an amplified sensor signal with a capacitive sensor | |
US9693135B2 (en) | Differential microphone and method for driving a differential microphone | |
US8023667B2 (en) | Micro-electro-mechanical systems (MEMS) capacitive sensing circuit | |
US20090285412A1 (en) | Integrated circuit biasing a microphone | |
KR101564145B1 (en) | System and method for capacitive signal source amplifier | |
KR20140036790A (en) | Mems microphone using noise filter | |
JP2006211249A (en) | Voltage-controlled oscillator | |
US20120014541A1 (en) | Amplifying device for condenser microphone | |
US20100166227A1 (en) | Circuits for biasing/charging high impedance loads | |
EP1355416A1 (en) | CMOS high impedance circuit | |
US10171916B2 (en) | System and method for a high-ohmic resistor | |
JP3145650B2 (en) | Operational amplifier phase compensation circuit and operational amplifier using the same | |
JP5027843B2 (en) | Bias circuit, microphone circuit | |
US6867633B2 (en) | Complementary electronic system for lowering electric power consumption | |
US10547277B2 (en) | MEMS capacitive sensor | |
JP4427566B2 (en) | Semiconductor device | |
US8300850B2 (en) | Read-out circuit with high input impedance | |
CN108156565B (en) | Sensing device | |
JP2019205000A (en) | Charge detection circuit and piezoelectric microphone | |
CN116614748A (en) | Read-out circuit for microphone sensor | |
JP2019121937A (en) | Electric charge detection circuit and piezoelectric microphone | |
JP2002110916A (en) | Semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO SE SI SK SM TR |
|
AX | Request for extension of the european patent |
Extension state: AL BA ME RS |
|
PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
AK | Designated contracting states |
Kind code of ref document: A3 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO SE SI SK SM TR |
|
AX | Request for extension of the european patent |
Extension state: AL BA ME RS |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: H03F 3/181 20060101ALI20120706BHEP Ipc: H03M 1/18 20060101ALI20120706BHEP Ipc: H04R 3/00 20060101ALI20120706BHEP Ipc: H03F 3/187 20060101AFI20120706BHEP Ipc: H04R 19/04 20060101ALI20120706BHEP Ipc: H03F 3/45 20060101ALI20120706BHEP Ipc: H03F 1/34 20060101ALI20120706BHEP Ipc: H03G 3/30 20060101ALI20120706BHEP Ipc: H01L 29/94 20060101ALI20120706BHEP Ipc: H03F 1/32 20060101ALI20120706BHEP |
|
17P | Request for examination filed |
Effective date: 20130103 |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: H03F 3/45 20060101ALI20130125BHEP Ipc: H03F 1/34 20060101ALI20130125BHEP Ipc: H03F 3/187 20060101AFI20130125BHEP Ipc: H04R 19/01 20060101ALI20130125BHEP Ipc: H01L 27/08 20060101ALI20130125BHEP Ipc: H03G 3/30 20060101ALI20130125BHEP Ipc: H03F 1/32 20060101ALI20130125BHEP Ipc: H03M 1/18 20060101ALI20130125BHEP Ipc: H03F 3/181 20060101ALI20130125BHEP Ipc: H01L 29/94 20060101ALI20130125BHEP |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
INTG | Intention to grant announced |
Effective date: 20130508 |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO SE SI SK SM TR |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: REF Ref document number: 636915 Country of ref document: AT Kind code of ref document: T Effective date: 20131115 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R096 Ref document number: 602010010906 Country of ref document: DE Effective date: 20131212 |
|
REG | Reference to a national code |
Ref country code: NL Ref legal event code: VDEP Effective date: 20131016 |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: MK05 Ref document number: 636915 Country of ref document: AT Kind code of ref document: T Effective date: 20131016 |
|
REG | Reference to a national code |
Ref country code: LT Ref legal event code: MG4D |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20131016 Ref country code: IS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140216 Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20131016 Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20131016 Ref country code: BE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20131016 Ref country code: FI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20131016 Ref country code: NO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140116 Ref country code: HR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20131016 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CY Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20131016 Ref country code: LV Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20131016 Ref country code: AT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20131016 Ref country code: ES Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20131016 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140217 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R097 Ref document number: 602010010906 Country of ref document: DE |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: EE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20131016 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: RO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20131016 Ref country code: SK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20131016 Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20131016 Ref country code: PL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20131016 Ref country code: CZ Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20131016 |
|
26N | No opposition filed |
Effective date: 20140717 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20131016 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R119 Ref document number: 602010010906 Country of ref document: DE |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R097 Ref document number: 602010010906 Country of ref document: DE Effective date: 20140717 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LU Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140330 |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20140330 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST Effective date: 20141128 |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: MM4A |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R119 Ref document number: 602010010906 Country of ref document: DE Effective date: 20141001 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20140331 Ref country code: LI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20140331 Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20141001 Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20140330 Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20140331 Ref country code: IE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20140330 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20131016 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20131016 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SM Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20131016 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MC Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20131016 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140117 Ref country code: BG Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20131016 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: TR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20131016 Ref country code: HU Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO Effective date: 20100330 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20131016 |