EP2154771B1 - Circuit et procédé de réduction d'interférence électromagnétique - Google Patents

Circuit et procédé de réduction d'interférence électromagnétique Download PDF

Info

Publication number
EP2154771B1
EP2154771B1 EP08162315A EP08162315A EP2154771B1 EP 2154771 B1 EP2154771 B1 EP 2154771B1 EP 08162315 A EP08162315 A EP 08162315A EP 08162315 A EP08162315 A EP 08162315A EP 2154771 B1 EP2154771 B1 EP 2154771B1
Authority
EP
European Patent Office
Prior art keywords
power supply
circuit
oscillator
oscillating signal
load
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
EP08162315A
Other languages
German (de)
English (en)
Other versions
EP2154771A1 (fr
Inventor
Nicola Zanforlin
Paolo De Anna
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Osram GmbH
Osram SpA
Original Assignee
Osram GmbH
Osram SpA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Osram GmbH, Osram SpA filed Critical Osram GmbH
Priority to AT08162315T priority Critical patent/ATE531119T1/de
Priority to EP08162315A priority patent/EP2154771B1/fr
Priority to KR1020090073712A priority patent/KR20100020914A/ko
Priority to CN200910164861.2A priority patent/CN101651410B/zh
Publication of EP2154771A1 publication Critical patent/EP2154771A1/fr
Application granted granted Critical
Publication of EP2154771B1 publication Critical patent/EP2154771B1/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/44—Circuits or arrangements for compensating for electromagnetic interference in converters or inverters

Definitions

  • This disclosure relates to reducing electromagnetic interference (EMI).
  • EMI electromagnetic interference
  • the disclosure was devised with specific attention paid to its possible use in reducing EMI as generated e.g. by converters for feeding lighting equipment.
  • Power supplies with a variable operating frequency are an experimented approach in solving EMI problems in conjunction with off-line switching power supplies.
  • a variable operating frequency leads to the noise spectrum being spread over a range of frequencies, thus reducing the peak values around a fixed frequency.
  • the control loop will continuously modify the working frequency in order to keep the output constant.
  • Such an approach may not be satisfactory in the presence of light loads or under no load conditions (i.e. little or no current absorption), namely when the dimming level is close to 0% due to a dimming action performed by a dimmer or when the load is completely disconnected.
  • the input voltage is completely fixed and the input capacitor (which stores the energy during the period - for instance 10ms - of the ac mains input) is only slightly discharged or remains completely charged at the maximum value since the load absorbs only a very small amount of energy to be supplied.
  • a first solution involves using large EMI filters operating in the range of the resulting EMI noise.
  • bleeder resistor arranged at the input or the output side of the power supply device. This resistor can be arranged either across the input capacitor or across the output capacitor of the device.
  • the bleeder resistor reduces extensively the efficiency in the presence of light loads and may require to be disconnected in the presence of heavy loads to provide acceptable operation. Also, solutions based on a bleeder resistor exhibit further disadvantages such as:
  • Still another solution is based on "burst mode" operation: when the working frequency reaches a maximum or minimum limit value (depending on the topology implemented and the working mode) the controller stops for a certain time emitting driving commands to the electronic switches (e.g. power mosfets) in the converter.
  • the limit frequency remains the same while the driving commands appear only for a short (usually pre-defined) time.
  • the driving pulses to the mosfets are discontinued. As a consequence, they appear approximately only for 50% of the time.
  • the result is a sort of a mixed pulse-plus-frequency modulation which is intrinsically non-dissipative when compared in terms of efficiency to the solutions considered previously.
  • burst mode operation reduces the EMI noise because the power stages stop for a certain time.
  • the limit frequency is in any case fixed and if this frequency (or a multiple of it) represents the source of noise, it is less captured by any device exposed to EMI. This may lead to an improvement, but the noise energy still remains concentrated at a given frequency. So, burst mode operation is unable to solve EMI problems if the device is a small power device (less than 20) and may be generally unable to solve the problem even for larger powers without resorting to an EMI filter.
  • FIGS 1 and 2 are examples of such types of arrangements.
  • Both arrangements shown in figures 1 and 2 include a power stage 10 intended to feed an output voltage to a load L.
  • the power stage 10 includes a pair of electronic switches 12a, 12b - typically in the form of power mosfets - which are driven on and off alternatively (see the logic inverter 14 associated to the power switch 12a, in the example shown).
  • the two switches in question are connected in a half-bridge arrangement to two capacitors C1, C2 or Cres in order to alternatively connect to an input voltage Vin (having possibly associated an input capacitor Cin, in the layout of figure 2 ) the primary winding T1 of an insulating transformer T.
  • the output winding T2 of the transformer T drives via two diodes 16a, 16b the load L via a low pass LC filter 20.
  • the primary inductor comprised of the sum of the resonant inductor Lres and leakage inductor Llkg of the transformer T resonates with an output capacitor Cres connected across the secondary winding T2.
  • the magnetisizing inductor LM of the transformer T is caused to resonate with the two capacitors Cres associated with the switches 12a and 12b.
  • a voltage divider including two resistors R1 and R2 is connected across the load L as a sensor to sense the load L.
  • the output signal from the divider R1, R2 is fed (with a negative sign) to a summing node 22 which in turn receives (with a positive sign) a reference voltage Vref.
  • the output of the summation node drives a controller.
  • the controller includes a voltage controlled oscillator (VCO) 24 whose output drives the electronic switches 12a, 12b.
  • VCO 24 is driven by controller unit 26 - e.g. a Proportional/Integral (PI) or Proportional/Integral/Differential (PID) controller.
  • PI Proportional/Integral
  • PID Proportional/Integral/Differential
  • the invention relates to a circuit according to the preamble of claim 1, which is known e.g. from US 2005/110473 A1 or US-A-5 640 315 .
  • the object of the present invention is to provide such an improved arrangement. According to the invention, that object is achieved by means of an arrangement having the features set forth in the claim 1 that follows.
  • the invention also relates to a corresponding method as called for in claim 11.
  • topologies such as those illustrated in figures 1 and 2 exhibit a voltage gain v. frequency behaviour where, starting from the resonant frequency, the gain (normalised with respect to the starting maximum value) eventually becomes almost flat.
  • a constant voltage (e.g. 24 Volt) power supply which currently handles loads between 100% and 10% of the nominal value by varying the frequency between 90 kHZ and 110 kHz may reach an operating frequency of about 200 kHz when working at no load. This means that if one causes the system to vary its output even of a small amount, one may obtain a significant variation in the output frequency.
  • An embodiment of the improved arrangement described herein is thus based on the concept of injecting a small disturbance at the output side of a device as those illustrated in the foregoing (or any resonant circuit topology based on the same operating principle).
  • the disturbance is injected at the point where an output voltage divider provides a feedback signal representative of the output signal to be compared with a reference voltage Vref.
  • the disturbance can be generated by a low frequency square wave oscillator that slightly affects the voltage feedback, for instance via a diode and a resistor.
  • the arrangement described herein provides an effective spread in the EMI spectrum which represents a viable solution to the problem of suppressing any obnoxious interference.
  • reference numeral 10 is used to denote the corresponding set of components described in detail with reference to figures 1 and 2 . For that reasons, the various elements included in the blocks labelled 10 in figures 1 and 2 will not be described again.
  • R1 denotes the voltage divider arranged at the output of the power stage 10 to provide the feedback signal representative of the output voltage on the load L to be fed back to the summing node 22 to provide (for instance via the PI/PID controller 26 and the VCO 24) the feedback signal towards the electronic switches 12a, 12b.
  • the capacitor Cout in the low pass filter 20 (which is in fact included in the block 10) has been represented as a separate element. This was done in order to emphasize the role played by the capacitor Cout in defining, together with the load L, the time constant of the output filter.
  • FIG. 3 and 4 Cf schematically denotes the capacitor element(s) included in the integrator of the PI/PID controller 26.
  • an oscillator 30 is present which produces a square wave with a period T and a duty cycle of e.g. 50%.
  • the square wave is injected (e.g. via a resistor R3 and a diode D1) as a small disturbance signal at the partition point of the voltage divider R1, R2.
  • the small disturbance signal is a low frequency signal (e.g. 300 Hz): this is substantially lower than the switching frequency at which the switches 12a, 12b are driven - this is typically in the tens of KHz range and as such is the source of EMI.
  • This low frequency disturbance signal is thus fed into the feedback loop of the controller and causes the output frequency of the VCO to be correspondingly swept thus producing the desired spreading of the EMI produced by the converter.
  • the disturbance injected into the feedback loop via the series connection of the resistor R3 and the diode D1 (and thus the resulting EMI sweep) is non-symmetrical.
  • the series connection of the resistor R3 and the diode D1 is connected in parallel to a further resistor R4.
  • the values of the resistors R3 and R4 are selected in such a way that the output voltage of the oscillator 30 affects in the same way the feedback voltage during the high and the low state of the oscillator 30. In that way, the disturbance injected into the feedback loop (and the resulting EMI sweep) is symmetrical.
  • the impedance Rload exhibited by the load L (a purely resistive value of the load impedance is assumed here for the sake of simplicity) will be high and the time constant of the output filter, namely Rload.Cout, will be larger than the period T of the injected noise.
  • the ripple induced on the converter output by the noise injected into the feedback loop will in any case be negligible while producing an effective variation (i.e. spread) of the EMI produced by the switching behaviour of the converter.
  • the output voltage will remain constant in the case of a symmetric disturbance being injected (i.e. the embodiment of figure 4 ).
  • the voltage will be affected to a very minor amount (e.g. 200 - 300 mV).
  • an enable/disable EMI correction switch 32 (which can be either set manually or operated automatically by a circuit sensing the value of the load L) will act on an electronic switch such as a transistor 34 to disable the low frequency oscillator 30 (for instance by a short-circuiting the output thereof).
  • a high impedance device 36 such as a conventional three-state buffer is used to disconnect the oscillator 30: in fact, in the case of figure 4 , an arrangement including just the transistor 34 as shown in figure 3 may not produce the desired result because the resistor R4 of the arrangement changes the structure of the voltage divider R1, R2.
  • Figure 5 is an example of an arrangement essentially akin to the arrangement of figure 4 in so far the elements R1, R2, Cout, D1, R3 and R4 are concerned.
  • FIG. 5 takes into account the possible availability of a microcontroller 38 which may be present in the controller 10 for other purposes (for instance as a part of a dimmer) .
  • reference 40 denotes a pin of the microcontroller 38 that drives an electronic switch 42 such as e.g. a power mosfet to perform the dimming action proper.
  • the function of the oscillator 30 of figures 3 and 4 can be easily obtained by toggling the output of e.g. a three-state logic port 44 of the microcontroller 38, thus producing a PWM output with a duty cycle which can be fixed at 50%.
  • the microcontroller 38 will be generally aware of the value of the load L, the microcontroller 38 will be in a position to disable the function of the port 44 as an oscillator (for instance by placing the port 44 at a high impedance state).

Landscapes

  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Dc-Dc Converters (AREA)

Claims (11)

  1. Une configuration de circuit pour réduire les interférences électromagnétiques en provenance d'une alimentation de puissance à découpage (10) comprenant un détecteur (R1, R2) pour détecter une charge (L) alimentée par l'alimentation de puissance (10) et un trajet de rétroaction (22, 24, 26) pour contrôler la fréquence de découpage de l'alimentation de puissance à découpage (10) en fonction de ladite charge (L) telle que détectée par ledit détecteur (R1, R2), la configuration comprenant un oscillateur (30, 38, 44) pour injecter dans ledit trajet de rétroaction (22, 24, 26) un signal oscillant, ledit signal oscillant produisant une dispersion du spectre du bruit électromagnétique produit par l'alimentation de puissance à découpage (10), caractérisée en ce que le circuit comprend un commutateur (34, 36, 42) pour sélectivement désactiver ou déconnecter ledit oscillateur (30, 38, 44) pour interrompre ledit signal oscillant pour empêcher des fluctuations en sortie de ladite alimentation de puissance (10).
  2. Le circuit de la revendication 1, dans lequel ledit signal oscillant est un signal à basse fréquence présentant une fréquence substantiellement inférieure à la fréquence de découpage de ladite alimentation de puissance à découpage (10) .
  3. Le circuit de l'une des revendications précédentes, dans lequel ledit oscillateur (30, 38) est un oscillateur à onde carrée.
  4. Le circuit de l'une des revendications précédentes, dans lequel ledit oscillateur (30, 38) produit un signal oscillant sous forme d'une onde carrée avec un rapport cyclique de 50 %.
  5. Le circuit de l'une des revendications précédentes, dans lequel ledit oscillateur (30) injecte dans ledit trajet de rétroaction (22, 24, 26) un signal oscillant avec une forme d'onde non symétrique.
  6. Le circuit de l'une des revendications 5, dans lequel ledit oscillateur (30) est couplé audit trajet de rétroaction (22, 24, 26) via une résistance (R3) et une diode (D1) .
  7. Le circuit de l'une des revendications 1 à 4, dans lequel ledit oscillateur (30) injecte dans ledit trajet de rétroaction (22, 24, 26) un signal oscillant avec une forme d'onde symétrique.
  8. Le circuit de la revendication 7, dans lequel ledit oscillateur (30) est couplé audit trajet de rétroaction (22, 24, 26) via la liaison en parallèle de :
    - la liaison en série d'une résistance (R3) et d'une diode (D1) ; et
    - une autre résistance (R4).
  9. Le circuit de l'une des revendications précédentes, dans lequel ledit détecteur est un diviseur de tension (R1, R2).
  10. Le circuit de l'une des revendications précédentes, dans lequel ledit oscillateur est inclus dans un micro-contrôleur (38) associé à ladite alimentation de puissance (10).
  11. Un procédé de réduction des interférences électromagnétiques en provenance d'une alimentation de puissance à découpage (10) comprenant la détection (R1, R2) d'une charge (L) alimentée par l'alimentation de puissance (10) et le contrôle via un trajet de rétroaction (22, 24, 26) de la fréquence de découpage de l'alimentation de puissance à découpage (10) en fonction de ladite charge (L) telle que détectée, le procédé comprenant l'injection dans ledit trajet de rétroaction (22, 24, 26) d'un signal oscillant, ledit signal oscillant produisant une dispersion du spectre du bruit électromagnétique produit par l'alimentation de puissance à découpage (10), caractérisé en ce que le procédé comprend l'interruption sélective dudit signal oscillant pour empêcher les fluctuations en sortie de ladite alimentation de puissance (10).
EP08162315A 2008-08-13 2008-08-13 Circuit et procédé de réduction d'interférence électromagnétique Active EP2154771B1 (fr)

Priority Applications (4)

Application Number Priority Date Filing Date Title
AT08162315T ATE531119T1 (de) 2008-08-13 2008-08-13 Schaltung und verfahren zur reduzierung elektromagnetischer interferenzen
EP08162315A EP2154771B1 (fr) 2008-08-13 2008-08-13 Circuit et procédé de réduction d'interférence électromagnétique
KR1020090073712A KR20100020914A (ko) 2008-08-13 2009-08-11 전자기 방해를 감소시키기 위한 회로 및 방법
CN200910164861.2A CN101651410B (zh) 2008-08-13 2009-08-11 用于减少电磁干扰的电路和方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP08162315A EP2154771B1 (fr) 2008-08-13 2008-08-13 Circuit et procédé de réduction d'interférence électromagnétique

Publications (2)

Publication Number Publication Date
EP2154771A1 EP2154771A1 (fr) 2010-02-17
EP2154771B1 true EP2154771B1 (fr) 2011-10-26

Family

ID=40214590

Family Applications (1)

Application Number Title Priority Date Filing Date
EP08162315A Active EP2154771B1 (fr) 2008-08-13 2008-08-13 Circuit et procédé de réduction d'interférence électromagnétique

Country Status (4)

Country Link
EP (1) EP2154771B1 (fr)
KR (1) KR20100020914A (fr)
CN (1) CN101651410B (fr)
AT (1) ATE531119T1 (fr)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101725862B1 (ko) 2011-03-23 2017-04-26 삼성전자주식회사 스위칭 레귤레이터, 이의 동작 방법, 및 이를 포함하는 전자 장치
KR101819233B1 (ko) * 2011-03-24 2018-01-16 엘지이노텍 주식회사 드라이버 ｉｃ 입력단의 ｅｍｉ 제거 회로
US9203292B2 (en) * 2012-06-11 2015-12-01 Power Systems Technologies Ltd. Electromagnetic interference emission suppressor
US9203293B2 (en) * 2012-06-11 2015-12-01 Power Systems Technologies Ltd. Method of suppressing electromagnetic interference emission
CN104885566B (zh) * 2012-12-28 2018-01-02 赤多尼科两合股份有限公司 具有谐振转换器的发光装置的操作
DE102015202245B4 (de) * 2015-02-09 2024-09-19 Tridonic Gmbh & Co Kg Abwärtswandler mit frequenzmodulierter Schaltersteuerung
JP6497144B2 (ja) * 2015-03-13 2019-04-10 富士電機株式会社 スイッチング電源装置の制御回路およびスイッチング電源装置

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5640315A (en) * 1994-03-18 1997-06-17 Nippon Steel Corporation Switching regulator
JP4494763B2 (ja) * 2003-11-20 2010-06-30 コーセル株式会社 スイッチング信号変調回路
JP2007043565A (ja) * 2005-08-04 2007-02-15 Fuji Electric Holdings Co Ltd 信号伝送方法
EP1791399B2 (fr) * 2005-11-22 2017-05-31 OSRAM GmbH Arrangement d'entraînement pour cellules de diodes électroluminescentes

Also Published As

Publication number Publication date
KR20100020914A (ko) 2010-02-23
CN101651410A (zh) 2010-02-17
CN101651410B (zh) 2014-05-21
ATE531119T1 (de) 2011-11-15
EP2154771A1 (fr) 2010-02-17

Similar Documents

Publication Publication Date Title
EP2154771B1 (fr) Circuit et procédé de réduction d'interférence électromagnétique
US8581518B2 (en) Triac dimmer compatible switching mode power supply and method thereof
US20100207536A1 (en) High efficiency light source with integrated ballast
RU2479955C2 (ru) Устройство и способ освещения на основе сид с высоким коэффициентом мощности
US7279876B2 (en) Device for the correction of the power factor in forced switching power supplies
US6222746B1 (en) Power supply device and method with a power factor correction circuit
US7990070B2 (en) LED power source and DC-DC converter
RU2427953C2 (ru) Адаптивная схема для управления схемой преобразования
JP4474562B2 (ja) 発光ダイオード駆動装置
EP2536013B1 (fr) Convertisseur élévateur et abaisseur dans une configuration cascade
US5583402A (en) Symmetry control circuit and method
KR100428329B1 (ko) 전원공급장치
US7064527B2 (en) Transition mode operating device for the correction of the power factor in switching power supply units
CN105703640A (zh) 用于控制功率级的功率晶体管的设备和系统
US7019988B2 (en) Switching-type power converter
CN101689810B (zh) 多输出开关电源装置
TW201028041A (en) Improved linearity in LED dimmer control
CN102273327A (zh) 使用具有高功率因子的回扫转换器的调光受控led
US20110085356A1 (en) Switching element driving control circuit and switching power supply device
KR100952920B1 (ko) 단일단의 발광다이오드 드라이버
US20230378881A1 (en) Control device, power-supply device, and method for controlling power converter
Moriconi Designing a high power factor switching preregulator with the L4981 continuous mode
JP7126625B2 (ja) 負荷を駆動するための変換器、ｌｅｄドライバ及びｌｅｄ照明装置
KR20000042629A (ko) 병렬구동 역률제어용 승압형 컨버터

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MT NL NO PL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL BA MK RS

17P Request for examination filed

Effective date: 20100726

AKX Designation fees paid

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MT NL NO PL PT RO SE SI SK TR

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: OSRAM AG

Owner name: OSRAM S.P.A. - SOCIETA' RIUNITE OSRAM EDISON CLERI

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MT NL NO PL PT RO SE SI SK TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602008010780

Country of ref document: DE

Effective date: 20120105

REG Reference to a national code

Ref country code: NL

Ref legal event code: VDEP

Effective date: 20111026

LTIE Lt: invalidation of european patent or patent extension

Effective date: 20111026

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 531119

Country of ref document: AT

Kind code of ref document: T

Effective date: 20111026

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20120226

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20111026

Ref country code: BE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20111026

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20120126

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20111026

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20111026

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20111026

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20120127

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20111026

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20111026

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20120227

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20111026

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20111026

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20111026

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20111026

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20111026

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20120126

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20111026

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20111026

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20111026

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20120727

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602008010780

Country of ref document: DE

Effective date: 20120727

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20111026

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

Ref country code: DE

Ref legal event code: R081

Ref document number: 602008010780

Country of ref document: DE

Owner name: OSRAM GMBH, DE

Free format text: FORMER OWNER: OSRAM AG, 81543 MUENCHEN, DE

Effective date: 20130205

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20120831

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20120206

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20120831

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20120831

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20111026

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20120813

REG Reference to a national code

Ref country code: DE

Ref legal event code: R081

Ref document number: 602008010780

Country of ref document: DE

Owner name: OSRAM GMBH, DE

Free format text: FORMER OWNER: OSRAM GMBH, 81543 MUENCHEN, DE

Effective date: 20130823

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20111026

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20111026

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20120813

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20080813

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20140821

Year of fee payment: 7

Ref country code: GB

Payment date: 20140820

Year of fee payment: 7

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20150813

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20160429

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20150813

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20150831

REG Reference to a national code

Ref country code: DE

Ref legal event code: R081

Ref document number: 602008010780

Country of ref document: DE

Owner name: INVENTRONICS GMBH, DE

Free format text: FORMER OWNER: OSRAM GMBH, 80807 MUENCHEN, DE

Ref country code: DE

Ref legal event code: R081

Ref document number: 602008010780

Country of ref document: DE

Owner name: OPTOTRONIC GMBH, DE

Free format text: FORMER OWNER: OSRAM GMBH, 80807 MUENCHEN, DE

REG Reference to a national code

Ref country code: DE

Ref legal event code: R081

Ref document number: 602008010780

Country of ref document: DE

Owner name: INVENTRONICS GMBH, DE

Free format text: FORMER OWNER: OPTOTRONIC GMBH, 85748 GARCHING, DE

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20240819

Year of fee payment: 17