EP2084547A1 - Verfahren und einrichtung zur detektion einer losen verbindung - Google Patents

Verfahren und einrichtung zur detektion einer losen verbindung

Info

Publication number
EP2084547A1
EP2084547A1 EP07817950A EP07817950A EP2084547A1 EP 2084547 A1 EP2084547 A1 EP 2084547A1 EP 07817950 A EP07817950 A EP 07817950A EP 07817950 A EP07817950 A EP 07817950A EP 2084547 A1 EP2084547 A1 EP 2084547A1
Authority
EP
European Patent Office
Prior art keywords
microprocessor
detector
detection
current
high frequency
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP07817950A
Other languages
English (en)
French (fr)
Inventor
Niels Erik Bak
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Gebatech Aps
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Publication of EP2084547A1 publication Critical patent/EP2084547A1/de
Withdrawn legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02HEMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
    • H02H3/00Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition with or without subsequent reconnection ; integrated protection
    • H02H3/26Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition with or without subsequent reconnection ; integrated protection responsive to difference between voltages or between currents; responsive to phase angle between voltages or between currents
    • H02H3/28Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition with or without subsequent reconnection ; integrated protection responsive to difference between voltages or between currents; responsive to phase angle between voltages or between currents involving comparison of the voltage or current values at two spaced portions of a single system, e.g. at opposite ends of one line, at input and output of apparatus
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/50Testing of electric apparatus, lines, cables or components for short-circuits, continuity, leakage current or incorrect line connections
    • G01R31/66Testing of connections, e.g. of plugs or non-disconnectable joints
    • G01R31/67Testing the correctness of wire connections in electric apparatus or circuits
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/12Testing dielectric strength or breakdown voltage ; Testing or monitoring effectiveness or level of insulation, e.g. of a cable or of an apparatus, for example using partial discharge measurements; Electrostatic testing
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02HEMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
    • H02H3/00Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition with or without subsequent reconnection ; integrated protection
    • H02H3/26Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition with or without subsequent reconnection ; integrated protection responsive to difference between voltages or between currents; responsive to phase angle between voltages or between currents
    • H02H3/32Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition with or without subsequent reconnection ; integrated protection responsive to difference between voltages or between currents; responsive to phase angle between voltages or between currents involving comparison of the voltage or current values at corresponding points in different conductors of a single system, e.g. of currents in go and return conductors
    • H02H3/33Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition with or without subsequent reconnection ; integrated protection responsive to difference between voltages or between currents; responsive to phase angle between voltages or between currents involving comparison of the voltage or current values at corresponding points in different conductors of a single system, e.g. of currents in go and return conductors using summation current transformers
    • H02H3/338Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition with or without subsequent reconnection ; integrated protection responsive to difference between voltages or between currents; responsive to phase angle between voltages or between currents involving comparison of the voltage or current values at corresponding points in different conductors of a single system, e.g. of currents in go and return conductors using summation current transformers also responsive to wiring error, e.g. loss of neutral, break
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02HEMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
    • H02H3/00Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition with or without subsequent reconnection ; integrated protection
    • H02H3/26Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition with or without subsequent reconnection ; integrated protection responsive to difference between voltages or between currents; responsive to phase angle between voltages or between currents
    • H02H3/32Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition with or without subsequent reconnection ; integrated protection responsive to difference between voltages or between currents; responsive to phase angle between voltages or between currents involving comparison of the voltage or current values at corresponding points in different conductors of a single system, e.g. of currents in go and return conductors
    • H02H3/34Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition with or without subsequent reconnection ; integrated protection responsive to difference between voltages or between currents; responsive to phase angle between voltages or between currents involving comparison of the voltage or current values at corresponding points in different conductors of a single system, e.g. of currents in go and return conductors of a three-phase system
    • H02H3/347Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition with or without subsequent reconnection ; integrated protection responsive to difference between voltages or between currents; responsive to phase angle between voltages or between currents involving comparison of the voltage or current values at corresponding points in different conductors of a single system, e.g. of currents in go and return conductors of a three-phase system using summation current transformers

Definitions

  • the present invention relates to a method and a device for detecting a loose connection, particularly a loose connection in electric in- stallations.
  • this aim is accomplished with a device for detecting a loose electrical connection, particularly a loose connection in an electric installation, said device comprising a microprocessor, and said device being characterized in that at least one detection means is provided for detecting a high frequency pulse resulting from an interruption in the current in at least one phase, wherein the detection means comprises an inductance located in the at least one phase so that it forms an interface between a user side and a supply side, and wherein the detection means comprises a first detector located on the user side and a second detector located on the supply side, as well as a comparing means for delivering a detection signal to the microprocessor based on detector signals from the first de- tector and the second detector; and in that the microprocessor is programmed to evaluate a number of successive detection signals.
  • the device is adapted to provide a trip signal, based on the evaluation, for tripping at least one circuit-breaking relay which interrupts the current in the phase. Tripping a relay, instead of, for instance, an alarm, so that the current is interrupted, effectively guards against the loose connection resulting in a fire.
  • the inductance is part of a fault circuit interrupter.
  • a fault circuit in- terrupter be present in an installation.
  • the device according to a further embodiment of the device of the first aspect of the invention is adapted to provide a fault current in the installation as trip signal. This saves the use of a separate relay as the existing fault circuit interrupter handles the interruption of current.
  • the microprocessor comprises a true counter with which the detection signals are counted.
  • a true counter By using a true counter it is ensured that all detection signals are included in and form part of the evaluation.
  • the comparing means comprises at least one comparator. Using a comparator makes it possible quite simply to distinguish between high frequency pulses in the current stemming from interruptions on the user side and high frequency pulses in the current stemming from the supply side by means of the detector signals so that loose connections on the supply side are not detected.
  • the aim is accomplished with a method for detecting a loose connection, particularly a loose connection in an electric installation, said method being charac- terized in that an interface is provided in the form of an inductance between a supply side and a user side of an electric installation; a high frequency pulse is detected with a detection means in the current in at least one phase, said detection means comprising a detector on the supply side and the user side, respectively, of the interface; it is evaluated whether the high frequency pulse stems from the supply side or the user side of the interface based on a number of successive detector signals; and in that it is evaluated whether the cause of the high frequency pulse is a loose connection based on a number of successive de- tector signals.
  • the method of the invention is implemented in such a way that a high frequency pulse stemming from an interruption in the current in at least one phase is detected with a detection means, said high frequency pulse being caused on the user side of an interface; a detection signal is delivered to a microprocessor on the basis hereof; and the microprocessor evaluates, whether the cause of the high frequency pulse in the current is a loose connection based on a number of successive detection signals; said microprocessor being adapted to execute a programme, wherein the pro- gramme, within a time period, counts the number of detection signals, compares the number of detection signals with a predetermined threshold, and increments a fault counter if the number of detection signals exceeds the predetermined threshold; the programme further increments the fault counter if the predetermined threshold is re-exceeded within a rolling window of a predetermined number of periods after a period in which an incrementation of the fault counter has occurred and resets the fault counter if the predetermined threshold is not re- exceeded within
  • the rolling window has a predetermined number of periods of 25. This has proven sufficient for distinguishing with certainty between loose connections and other, normal, harmless interruptions and drops in the current, for instance caused by triac controls and switch mode power supplies.
  • the predetermined threshold is 5. This value has also proven suitable for distinguishing with cer- tainty between loose connections and the said other, normal, harmless interruptions and drops in the current.
  • an interface is provided between a user side and a supply side by means of an inductance in at least one phase; and a detection means is provided for detecting a high frequency pulse stemming from an interruption in the current in the at least one phase, said detection means comprising a first detector located on the user side and a second detector located on the supply side delivering a first and a second detector signal, respectively, to a comparing means; and the comparing means determines whether the cause of the high frequency pulse is on the user side or the supply side by comparing the first and the second detector signal. In this way the method becomes easy to implement in an installation.
  • the first and second detector signals are delivered to their respective counter inputs on one and the same microprocessor; and the microprocessor comprises the comparing means.
  • the detection algorithm can be simplified.
  • the first and second detector signals are delivered to their respective inputs on a comparator, and the comparator delivers the detection signal to the microprocessor on the basis hereof.
  • a comparator makes it possible to use microprocessors with only one true counter.
  • the microprocessor provides a trip signal, based on the evaluation, tripping at least one circuit-breaking relay which interrupts the current in the phase. Tripping a relay, instead of, for instance, an alarm, so that the current is inter- rupted, effectively guards against the loose connection resulting in a fire.
  • the trip signal is a fault current tripping a fault circuit interrupter. This saves the use of a separate relay as the fault circuit interrupter, which is usually present in the installation, handles the interruption of current.
  • the inductance is provided as part of a fault circuit interrupter.
  • a fault circuit interrupter it is a regulatory requirement that a fault circuit interrupter be present in an installation. Because such fault circuit interrupters normally contain an inductance, due to the fact that all phases and zero are passed through a common ring core, and as it has been found that this inductance is sufficient for the purpose, it is therefore convenient to utilize this already present or required inductance.
  • FIG. 1 shows a schematic electric circuit diagram of a device according to a first embodiment of the invention
  • Figs. 2a and 2b show a flow chart describing how the microprocessor in the circuit diagram in Fig. 1 evaluates whether the cause of the high frequency pulse in the current is a loose connection based on a number of successive detection signals;
  • Fig. 3 shows a schematic electric circuit diagram of a device according to a second, embodiment of the invention.
  • Figs. 4a and 4b show a flow chart describing how the microprocessor in the circuit diagram in Fig. 3 evaluates whether the cause of the high frequency pulse in the current is a loose connection based on a number of successive detection signals.
  • a ring core (not shown) in a fault circuit interrupter 1, for instance a GFCI.
  • the ring core gives rise to an inductance 2, 3, 4 in the respective phases Ll, L2 and L3, as well as in the zero conductor, which is, however, not of interest in this connection.
  • the user side is not shown in further detail, but a person skilled in the art will understand that loads may be connected between the phases and/or between the respective phases and the zero conductor so that a current will run in these.
  • a detector is placed in each phase Ll, L2, L3 on either side of the inductance 2, 3, 4.
  • the detector on the supply side comprises a capacitor 5, 6, 7 for each phase, wherein one end of capacitor 5, 6, 7 is connected to a phase in question, whereas the other end is partly coupled to the zero conductor via an inductance 8 and partly coupled to the input of an am- plifier 15 via a capacitor 13 so that amplifier 15 does not receive low frequency signals.
  • Suitable values for the components have been found to be 1 nF for capacitors 5, 6, 7 and 13, and 10 ⁇ H for inductance 8.
  • Amplifier 15 amplifies the signal and delivers an amplified signal to the inverting input 17 on a comparator-coupled first operational amplifier 19. In practice, it has been found that the detected signals are quite short-lasting, i.e. voltage peaks lasting less than 1 ⁇ s, and it is therefore necessary to use a relatively fast operational amplifier component with a rise time of less than 200 ns.
  • the detector on the user side is, in principle, constructed like the detector on the supply side.
  • the detector on the user side also comprises capacitors 9, 10, 11 for each phase, wherein one end of capacitors 9, 10, 11 is connected to a phase in question, whereas the other end is partly coupled to the zero conductor via an inductance 12 and partly coupled to the input of an amplifier 16 via a capacitor 14 so that amplifier 16 does not receive low frequency signals.
  • suitable values for the components are also 1 nF for capacitors 9, 10, 11 and 14, and 10 ⁇ H for inductance 12.
  • amplifier 16 is identical to amplifier 15 so that, for instance, their amplification and frequency character- istics are the same.
  • Amplifier 16 amplifies the signal and delivers an amplified signal to the noninverting input 18 of the first operational amplifier 19.
  • the comparator coupling of the first operational amplifier 19 makes it possible to distinguish between drops in the current stemming from the supply side and the user side, respectively.
  • the inventor has realized that the relatively high frequency transient signal occurring at a sudden drop in the current due to, for instance, a loose connection will be heavily attenuated through inductances 2, 3, 4 so that the signal will be measurably greater on one side of inductance 2, 3, 4 than on the other, and vice versa, depending on which side of the inductance the cause of the drop in the current can be found.
  • phases Ll, L2 and L3 on the supply side are, after capacitors 5, 6, 7, connected to zero conductor N via a number of filter capacitors 40, 41, 42, which have a significantly greater capacitance than ca- pacitors 5, 6, 7 and capacitors 9, 10, 11, for instance a capacitance of more than 100 nF.
  • the signal being delivered to amplifier 16 via capacitors 11 and 14 and inductance 12 will be greater than the signal being deliv- ered to amplifier 15 via capacitors 7 and 13 and inductance 8.
  • the output signal from amplifier 16 on the noninverting input of the first operational amplifier 19 will be greater than the output signal from amplifier 15 on the inverting input 17 of the first operational amplifier 19.
  • the comparator-coupled first operational amplifier 19 will thus deliver a high comparator output signal on its output 20.
  • Output 20 of the first operational amplifier is coupled to the noninverting input 21 of a second operational amplifier 22, whose inverting input 23 is kept at a fixed voltage by a power supply 24 and a voltage divider comprising to resistors 25, 26.
  • the second operational amplifier will thus deliver a detection signal in the form of a high output signal on its output 27.
  • the short duration of the voltage peak makes it necessary for the second operational amplifier 22 to be of a relatively fast type with a rise time of less than 200 ns so that it is possible to reach a sufficiently high signal on output 27.
  • Output 27 of the second operational amplifier 22 is coupled to an ideal counter input 28 on a microprocessor 29, i.e. a counter which continuously counts all pulses on input 28.
  • the signal being delivered to amplifier 16 via capacitors 11 and 14 and inductance 12 will be smaller than the signal being delivered to amplifier 15 via capacitors 7 and 13 and inductance 8.
  • the output signal from amplifier 16 on the non- inverting input 18 of the first operational amplifier 19 will be smaller than the output signal from amplifier 15 on the inverting input 17 of the first operational amplifier 19.
  • the comparator-coupled first operational amplifier 19 will therefore not deliver any signal on output 20.
  • the second operational amplifier 22 will not deliver a detection signal in the form of an output signal on its output 27 either.
  • the ideal counter input 28 on a microprocessor 29 does not receive any detection signal from the second operational amplifier 22 when the cause of the high frequency pulse in the current is on the supply side of inductance 4.
  • the system is the same for all three phases, the situation will be the same with loose connections in phases Ll and L2, the only difference being that the relevant capacitors here are 5 and 9 for phase Ll, and 6 and 10 for phase L2, respectively.
  • the system does not need to be three-phased but is fully able to work with one or two phases and zero conductor, in which case the remaining capacitors are merely not connected to a phase.
  • Microprocessor 29 will thus only receive and count detection signals corresponding to drops in the current and arc noise on the user side.
  • the microprocessor is programmed to evaluate these detections so as, on the basis hereof, to de- termine whether the detections are due to arcs or drops in the current owing to other reasons, such as triac controls or switch mode power supplies.
  • Microprocessor 29 is preferably powered by the same power supply 24 that powers amplifiers 15, 16 and operational amplifiers 19, 22.
  • Power supply 24 preferably gets the current on the user side between one phase and the zero conductor N, in the case shown in Fig. 1, phase L3.
  • power supply 24 delivers a period signal of 20 ms to input 30 on microprocessor 29.
  • microprocessor 29 determines there to be a loose connection based on the evaluation, it can activate an acoustic alarm 31 and/or cause an interruption of the current.
  • the latter is effected by microprocessor 29 giving off a signal on an output 32 which, via a driver comprising a transistor 33 and a drop resistor 34, powers a relay coil 35 in a relay R.
  • the relay R closes a contact 36 so that a fault current is created via contact 36 and a resistor 37 between an, in principle, random phase, here phase l_3, and earth, tripping the installation's fault circuit interrupter 1, which inductances 2, 3, 4 preferably form part of.
  • the acoustic alarm may mainly be used for giving an alarm if, for some reason, fault circuit in- terrupter 1 does not interrupt, for instance if it is defective itself.
  • the acoustic alarm may further be used to warn that tripping was not due to an actual fault current, but that it was actively generated owing to detection of a loose connection.
  • the device according to the present invention could be produced as a fault circuit interrupter 1 with integrated detection of loose connections and could thereby replace existing fault circuit interrupters 1 in new installations or when changing existing fault circuit interrupters 1.
  • the device of the invention can readily be implemented as a supplement to existing fault circuit interrupters 1 in existing installations because installing it does not require direct interference with the existing fault circuit interrupters.
  • the microprocessor is provided with a manual con- trol input 38, which, for instance, may be activated by a key switch 39. If activated for some length of time, this may be used to initiate different actions.
  • One such action may be to temporarily deactivate the detection of loose connections, for instance for a 30 minute deactivation, if key switch 39 is activated manually for 5 seconds. In doing so, for ex- ample allowing an electrician to carry out troubleshooting on the installation for the purpose of finding the loose connection, or the loose connections should there be more than one.
  • microprocessor 29 is therefore programmed in such a way that it can execute a programme suited for the relevant embodiment of the invention, for instance, as illustrated in Figs. 2a and 2b, by means of a flow chart.
  • the programme starts in box 100 in Fig. 2a when the power supply to microprocessor 29 is established, or if microprocessor 29 is otherwise reset.
  • microprocessor 29 in box 101 resets all variables, including the Counter variable representing the true counter that regularly counts the number of received detection signals on input 28 of microprocessor 29.
  • the other variables that are reset are the four variables: Number, Periods, Fault_Number, and Save.
  • the algorithm then waits for a period to elapse, i.e. an entire AC period, which at 50 Hz corresponds to 20 ms.
  • a period to elapse i.e. an entire AC period, which at 50 Hz corresponds to 20 ms.
  • information on this period is obtained from power supply 24, which, based on the actual alternating current in one of the phases, here L3, delivers this information to input 30 on microprocessor 29.
  • the number of detection signals is counted in the Counter variable as the counter is a true counter running independent of the other operations that microprocessor 29 might perform, for in- stance, as is the case here, simply waiting.
  • box 104 it is determined whether more than 5 periods have elapsed since the Periods variable was last reset, which so far is not the case as the variable has just been reset in box 101 and then incremented by 1 in box 103.
  • the programme then proceeds to box 106 in Fig. 2b without resetting the variables Fault_Number and Periods in box 105 in Fig. 2a.
  • box 106 it is determined whether the value in the Number variable, which corresponds to the number of detection signals in the Counter variable in the most recently concluded period, shows a great deviation from the Save variable, which, as will appear from box 108, contains the number of detection signals in the period prior to the most recently concluded period.
  • the Fault_Number variable is counted in box 107, and the Periods variable is reset.
  • box 109 it is then determined whether the Fault_Number variable has exceeded 5. If this is the case, the relay is tripped in box 110. This will normally also cause an interruption of the current to mi- croprocessor 29 terminating the programme. Upon reconnection of the current, a new start takes place in box 100. If the relay is a fault circuit interrupter 1, it is of interest to be able to signal at the restart, for instance by means of alarm device 31, that tripping was done by means of a provoked fault current and was not due to an actual fault current elsewhere in the installation. Microprocessor 29 may therefore, prior to disconnection, for instance set a flag in a static memory indicating that tripping was due to the detection of a loose connection.
  • microprocessor 29 upon reconnection, will be able to signal that tripping of the fault circuit interrupter was provoked and in- dicate this acoustically with alarm device 31.
  • alarm device 31 does not need to be acoustic but could be visual, or both.
  • the programme proceeds to box 111, where there will be a wait of a given length of time approximately corresponding to the remaining duration of the present period that started in box 103. With the typical computing power presently held by a suitable microprocessor 29, this remaining duration will be around 18 ms. Faster microprocessors will be able to execute programme steps 102 to 110 faster and thus provide a longer remaining duration of the period.
  • the Counter variable also counts detection signals during this wait, seeing that the counter in question is a true counter as mentioned previously. After having waited the given length of time, the programme returns to box 102 to wait for the end of the period, and the programme is then run through again starting at box 103.
  • the Fa ult_l ⁇ l umber variable is further incremented by 1 in box 107.
  • the Periods variable is simultaneously reset in box 107, a rolling window of six periods arises to subsequently register considerable varia- tions in the number of detection signals in box 106 and thus further increment the FaulMMumber variable in box 107.
  • Fig. 3 shows an alternative embodiment of the invention. This embodiment is presently considered the best and is therefore preferred.
  • elements in Fig. 3 that are identical or functionally equivalent to elements already described above in connection with Fig. 1 have the same reference numerals. For this reason, explanation of their position and function will only be repeated in so far as it is necessary for understanding the differences between the two embodiments. Where there are minor differences, this is indicated by the reference numerals being provided with primes or double primes.
  • the circuit arrangement also contains additional inductances 2', 3', 4'.
  • additional inductances 2', 3', 4' This is meant to illustrate that it in some cases is advantageous or necessary to use additional inductances to form the interface between the user side and the supply side. This would, for instance, be necessary if the invention was to be used in an installation without a ground fault circuit interrupter.
  • such ad- ditional inductances 2', 3', 4' could also be used in the circuit arrangement of Fig. 1, just as they could be omitted in the circuit arrangement in Fig. 3.
  • the detector on the supply side comprises a capacitor 5, 6, 7 for each phase, wherein one end of capacitor 5, 6, 7 is connected to a phase in question, whereas the other end is partly coupled to the zero conductor via an inductance 8 and partly coupled to the input of an amplifier 15' via a capacitor 13 so that amplifier 15' does not receive low frequency signals.
  • suitable values for the components are also 1 nF for capacitors 5, 6, 7 and 13, and 10 ⁇ H for inductance 12.
  • Amplifier 15' differs from amplifier 15 in Fig. 1 by not only amplifying the signal but also converting alternating voltage pulses to posi- tive pulses at a level that can be directly delivered to a first counter input 28' on a microprocessor 29', which, unlike microprocessor 29, has more than one counter 28', 28".
  • the detector on the user side is, in principle, constructed like the detector on the supply side.
  • the detector on the user side also comprises capacitors 9, 10, 11 for each phase, wherein one end of capacitors 9, 10, 11 is connected to a phase in question, whereas the other end is partly coupled to the zero conductor via an inductance 12 and partly coupled to the input of an amplifier 16' via a capacitor 14 so that amplifier 16' does not receive low frequency signals.
  • suitable values for the components are also 1 nF for capacitors 9, 10, 11 and 14, and 10 ⁇ H for inductance 12.
  • amplifier 16 is identical to amplifier 15 so that, for instance, their amplification and frequency characteristics are the same, but it should be noted that the signal is delivered to a second counter input 28" on microprocessor 29'.
  • both amplifiers 15' and 16' are therefore not only the same but is also adjusted so that detector signals with different levels result in detection signals that also have different levels.
  • the amplifier does not deliver a maximum 5V pulse for all detector signals. Had the latter been the case, it would not be possible to distinguish between pulses attenuated through inductances 2', 3', 4'.
  • the detected pulses on either side of the interface between the supply side and the user side are independently counted by the two counters 28', 28" in microprocessor 29', and a simple comparison of the counting results may, as a result of the attenuation in inductances 2', 3', 4', and in inductances 2, 3, 4, if present, determine which side the pulses stem from. If counter 28" counts more pulses than counter 28', then the pulses stem from the user side and thus potentially from a loose connection in the installation, which poses a fire hazard. If, on the other hand, counter 28' counts more pulses than counter 28", then the pulses stem from the supply side, and they are thus irrelevant in regard to loose connections in the installation and the resulting fire hazard.
  • microprocessor 29' is therefore programmed in such a way that it can execute a suitable programme exploiting the fact that this microprocessor 29' comprises two true counters 28', 28", for instance as illustrated in Figs. 4a and 4b by means of a flow chart.
  • the programme starts in box 200 in Fig. 4a when the power supply to microprocessor 29' is established, or if microprocessor 29' is otherwise reset.
  • microprocessor 29' in box 201 resets all variables, including the Counterl and Counter2 variables representing the true counters that continuously count the number of received detection signals on inputs 28' and 28", respectively, of microprocessor 29'.
  • the other variables that are reset are the four variables: Numberl, Num- ber2, Periods, and Fault_Number.
  • the algorithm then waits for a period to elapse, i.e. an entire AC period, which at 50 Hz corresponds to 20 ms.
  • a period to elapse i.e. an entire AC period, which at 50 Hz corresponds to 20 ms.
  • this em- bodiment information on this period is also obtained from power supply 24, which, based on the actual alternating current in one of the phases, here L3, delivers this information to input 30 on microprocessor 29'.
  • the number of detection signals is counted on either side of the interface in the two Counterl and Counter2 variables as the counters are true counters running independent of the other operations that microprocessor 29' might perform, for instance, as is the case here, simply waiting.
  • box 207 it is determined whether the Periods variable is greater than a predetermined value, in the illustrated example 25. If this is not the case, the programme proceeds to box 209. In box 209 it is determined whether the Fault_Number variable exceeds a threshold, which in the present example is set at 30. If this is not the case, the programme continues in box 210, where it waits for approximately 18 ms so that a period of 20 ms has elapsed, after which the remaining length of time until a period has elapsed is awaited in box 202.
  • box 205 it is determined whether the Number2 variable is greater than a predetermined threshold, in the present example 5. If this is not the case, the pulses are considered to be unproblematic, and the programme again continues in box 207.
  • the programme proceeds to box 206, where the FaulMMumber variable is incremented and the Periods variable is reset, which sets of a rolling window of 25 periods, meaning that if, within the next 25 periods, there is a new situation in which Number2 is greater than 5 in box 205, then the window is shifted.
  • This shift will either continue until the FaulMMumber variable exceeds the threshold in box 209, i.e. 30 in the illustrated example, after which the relay in box 211 will be tripped, or continue until Numberl has not been greater than or equal to IMumber2 for 25 successive periods, after which both the FaulMMumber variable and the Periods variable are reset in box 208 and a new rolling window is established.

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Emergency Protection Circuit Devices (AREA)
EP07817950A 2006-10-23 2007-10-23 Verfahren und einrichtung zur detektion einer losen verbindung Withdrawn EP2084547A1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DKPA200601365 2006-10-23
PCT/DK2007/050152 WO2008049436A1 (en) 2006-10-23 2007-10-23 Method and device for detection of a loose connection

Publications (1)

Publication Number Publication Date
EP2084547A1 true EP2084547A1 (de) 2009-08-05

Family

ID=39146867

Family Applications (1)

Application Number Title Priority Date Filing Date
EP07817950A Withdrawn EP2084547A1 (de) 2006-10-23 2007-10-23 Verfahren und einrichtung zur detektion einer losen verbindung

Country Status (2)

Country Link
EP (1) EP2084547A1 (de)
WO (1) WO2008049436A1 (de)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101119036B (zh) 2007-07-23 2011-01-19 柏禄帕迅能源科技有限公司 用于电动汽车的电池管理系统
US8164433B2 (en) 2009-04-17 2012-04-24 Ac Propulsion, Inc. Detecting faults in a wiring harness
SG192913A1 (en) 2011-02-23 2013-09-30 Ellenberger & Poensgen Method for identifying arcing faults and circuit breaker

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3383100B2 (ja) * 1995-02-07 2003-03-04 三菱電機株式会社 電力変換器の異常検出装置
EP1329733B1 (de) * 1997-01-24 2006-05-10 Square D Company Integriertes Schutzsystem mit Lichtbogenfehlererfassung

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO2008049436A1 *

Also Published As

Publication number Publication date
WO2008049436A1 (en) 2008-05-02
WO2008049436A9 (en) 2009-03-05

Similar Documents

Publication Publication Date Title
KR101307016B1 (ko) 연속 아킹 기간에 특징이 있는 아크 결함 검출방법
EP2706636B1 (de) Lichtbogenfehlerdetektor, elektrische Vorrichtung mit dem Lichtbogenfehlerdetektor und Verfahren zur Steuerung der elektrischen Vorrichtung
RU2654046C2 (ru) Распределенная защита от дугового пробоя между выводным устройством и прерывателем цепи
CA2719587C (en) Device, system and method for automatic self-test for a ground fault interrupter
US6625550B1 (en) Arc fault detection for aircraft
US6999289B2 (en) Arc fault circuit interrupter which detects the cessation of arcs of an arc fault
CA2678052C (en) Arc fault circuit interrupter and method of parallel and series arc fault detection
US8213138B2 (en) Circuit breaker with arc fault detection and method of operation
US20080062591A1 (en) Automatic power-off protection apparatus
KR20020092983A (ko) 아크 누전 조기 검출 및 경보 장치
CA2960139C (en) Arc fault circuit interrupter detector systems including super regenerative high frequency receiver
JP5241067B2 (ja) アーク不良検出装置および方法
JP2007531210A (ja) アーク放電識別装置
CN110011271B (zh) 接地漏电断路器
US11283256B2 (en) Power interruption method and device based on phase measurement and arc detection of power level
WO2008049436A9 (en) Method and device for detection of a loose connection
US10955475B2 (en) Device and method for testing the operation of a protection unit and protection unit comprising such a test device
JP3928610B2 (ja) スパーク検出方法、及びそれを用いた回路遮断器
CN113125913A (zh) 一种电弧故障检测方法、装置及直流电器
KR101464246B1 (ko) Zct를 이용한 아크 검출 차단기
US10389293B2 (en) Method for the protection of electric motors from critical operating states
US6882511B1 (en) Electronic earth leakage current device
CN114322227A (zh) 压缩机的控制方法及装置、家用电器和存储介质
JP7085820B2 (ja) 検知装置および検知方法
JP2003309437A (ja) オーディオアンプの回路保護装置およびオーディオアンプ

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20090513

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC MT NL PL PT RO SE SI SK TR

DAX Request for extension of the european patent (deleted)
RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: GEBATECH APS

17Q First examination report despatched

Effective date: 20130220

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20130903