EP2037722A2 - Printed circuit board, display apparatus having a printed circuit board and method of manufacturing the printed circuit board - Google Patents
Printed circuit board, display apparatus having a printed circuit board and method of manufacturing the printed circuit board Download PDFInfo
- Publication number
- EP2037722A2 EP2037722A2 EP08006205A EP08006205A EP2037722A2 EP 2037722 A2 EP2037722 A2 EP 2037722A2 EP 08006205 A EP08006205 A EP 08006205A EP 08006205 A EP08006205 A EP 08006205A EP 2037722 A2 EP2037722 A2 EP 2037722A2
- Authority
- EP
- European Patent Office
- Prior art keywords
- pattern
- line
- pattern structure
- line pattern
- ground
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004519 manufacturing process Methods 0.000 title claims description 14
- 238000009413 insulation Methods 0.000 claims description 72
- 239000000758 substrate Substances 0.000 claims description 59
- 238000000034 method Methods 0.000 claims description 14
- RKUAZJIXKHPFRK-UHFFFAOYSA-N 1,3,5-trichloro-2-(2,4-dichlorophenyl)benzene Chemical compound ClC1=CC(Cl)=CC=C1C1=C(Cl)C=C(Cl)C=C1Cl RKUAZJIXKHPFRK-UHFFFAOYSA-N 0.000 description 22
- 208000013586 Complex regional pain syndrome type 1 Diseases 0.000 description 14
- 230000005672 electromagnetic field Effects 0.000 description 9
- 239000004973 liquid crystal related substance Substances 0.000 description 8
- 238000010586 diagram Methods 0.000 description 4
- 230000003252 repetitive effect Effects 0.000 description 4
- 230000000694 effects Effects 0.000 description 3
- 238000002513 implantation Methods 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 230000004044 response Effects 0.000 description 3
- 150000003071 polychlorinated biphenyls Chemical class 0.000 description 2
- 230000011664 signaling Effects 0.000 description 2
- 230000003190 augmentative effect Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0216—Reduction of cross-talk, noise or electromagnetic interference
- H05K1/0218—Reduction of cross-talk, noise or electromagnetic interference by printed shielding conductors, ground planes or power plane
- H05K1/0219—Printed shielding conductors for shielding around or between signal conductors, e.g. coplanar or coaxial printed shielding conductors
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3696—Generation of voltages supplied to electrode drivers
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0216—Reduction of cross-talk, noise or electromagnetic interference
- H05K1/0218—Reduction of cross-talk, noise or electromagnetic interference by printed shielding conductors, ground planes or power plane
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0237—High frequency adaptations
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
- G09G2330/06—Handling electromagnetic interferences [EMI], covering emitted as well as received electromagnetic radiation
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0296—Conductive pattern lay-out details not covered by sub groups H05K1/02 - H05K1/0295
- H05K1/0298—Multilayer circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/07—Electric details
- H05K2201/0707—Shielding
- H05K2201/0715—Shielding provided by an outer layer of PCB
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09218—Conductive traces
- H05K2201/09236—Parallel layout
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/0929—Conductive planes
- H05K2201/09336—Signal conductors in same plane as power plane
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
- H05K2201/09672—Superposed layout, i.e. in different planes
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49126—Assembling bases
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
- Y10T29/49144—Assembling to base an electrical component, e.g., capacitor, etc. by metal fusion
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
- Y10T29/49156—Manufacturing circuit on or in base with selective destruction of conductive paths
Definitions
- Embodiments of the present invention relate to a printed circuit board ("PCB"), a display apparatus having the PCB and a method of manufacturing the PCB. More particularly, embodiments of the present invention relate to a PCB having reduced noise and used for a display apparatus, a display apparatus having the PCB, and a method of manufacturing the PCB.
- PCB printed circuit board
- a printed circuit board generally includes a plurality of components and a plurality of wirings for electrically connecting one component to another component.
- PCB printed circuit board
- An electromagnetic field may be generated around a wiring of a PCB when a current flows through the wiring. Electromagnetic fields generated around adjacent wirings of the PCB may affect the signals transferred through the wirings of the PCB. Therefore, electromagnetic interference ("EMI") caused by the electromagnetic fields of adjacent wirings may interfere with the normal operation of the components of the PCB. The effect of the EMI may be increased as the frequencies of the signals are increased for high-speed operation through the wirings of the PCB.
- EMI electromagnetic interference
- Signals having high frequencies may be applied to a liquid crystal display (“LCD”) apparatus having a large-sized screen display apparatus and displaying images with high quality.
- the EMI may be increased because a swing range of a voltage applied to the LCD apparatus is augmented.
- a signal transferred between a wireless wide area network (“WWAN”) and a notebook computer may include considerable noise due to the EMI when the notebook computer is connected to the WWAN.
- WWAN wireless wide area network
- Embodiments of the present invention provide a printed circuit board (“PCB”) capable of reducing noise.
- PCB printed circuit board
- Embodiments of the present invention further provide a display apparatus having the PCB.
- Embodiments of the present invention still further provide a method of manufacturing the PCB.
- a PCB includes a first pattern structure, a second pattern structure, a third pattern structure, and a fourth pattern structure.
- the first pattern structure includes a first ground pattern.
- the second pattern structure is formed on the first pattern structure.
- the second pattern structure includes a first line pattern and a second ground pattern.
- a first differential signal is transferred through the first line pattern.
- the first line pattern overlaps the first ground pattern.
- the second ground pattern is electrically insulated from the first line pattern.
- the third pattern structure is formed on the second pattern structure.
- the third pattern structure includes a third ground pattern overlapping the first line pattern and a second line pattern electrically insulated from the third ground pattern and overlapping the second ground pattern.
- a second differential signal is transferred through the second line pattern.
- the fourth pattern structure is formed on the third pattern structure and includes a fourth ground pattern overlapping the second line pattern.
- the PCB may further include a first insulation layer, a second insulation layer and a third insulation layer.
- the first insulation layer is disposed between the first pattern structure and the second pattern structure.
- the second insulation layer is disposed between the second pattern structure and the third pattern structure.
- the third insulation layer is disposed between the third pattern structure and the fourth pattern structure.
- the PCB may further include a controller.
- the controller is electrically connected to the first line pattern and the second line pattern to receive the first differential signal from the first line pattern and apply the second differential signal to the second line pattern.
- the PCB may further include a gamma voltage generator.
- the gamma voltage generator is controlled by the controller to generate a gamma reference voltage.
- the fourth pattern structure may further include a third line pattern.
- the third line pattern is electrically insulated from the fourth ground pattern and transfers the gamma reference voltage generated by the gamma voltage generator.
- the third line pattern may be separated from the second line pattern, such as by not overlapping the second line pattern.
- a display apparatus includes a display panel and a PCB.
- the display panel displays an image.
- the PCB includes a first pattern structure, a second pattern structure, a third pattern structure, and a fourth pattern structure.
- the first pattern structure includes a first ground pattern.
- the second pattern structure is formed on the first pattern structure and includes a first line pattern overlapping the first ground pattern and a second ground pattern electrically insulated from the first line pattern.
- a first differential signal is transferred through the first line pattern.
- the third pattern structure is formed on the second pattern structure and includes a third ground pattern overlapping the first line pattern and a second line pattern electrically insulated from the third ground pattern and overlapping the second ground pattern.
- a second differential signal is transferred through the second line pattern.
- the fourth pattern structure is formed on the third pattern structure and includes a fourth ground pattern overlapping the second line pattern.
- a first pattern structure is formed on a first surface of a first insulation substrate.
- the first pattern structure includes a first ground pattern.
- a second pattern structure is formed on a second surface of the first insulation substrate opposite to the first surface.
- the second pattern structure includes a first line pattern overlapping the first ground pattern and a second ground pattern electrically insulated from the first line pattern.
- a second insulation substrate is disposed on the second pattern structure.
- a third pattern structure is formed on the second insulation substrate.
- the third pattern structure includes a second line pattern overlapping the second ground pattern and a third ground pattern electrically insulated from the second line pattern and overlapping the first line pattern.
- a third insulation substrate is disposed on the third pattern structure.
- a fourth pattern structure is formed on the third insulation substrate.
- the fourth pattern structure includes a fourth ground pattern overlapping the second line pattern.
- a method of manufacturing a PCB includes forming a first pattern structure on a first surface of a first insulation substrate, the first pattern structure including a first ground pattern, forming a second pattern structure on a second surface of the first insulation substrate opposite to the first surface, the second pattern structure including a first line pattern overlapping the first ground pattern and a second ground pattern electrically insulated from the first line pattern, forming a third pattern structure on a second insulation layer, the third pattern structure including a second line pattern and a third ground pattern, forming a fourth pattern structure on a fourth insulation substrate, the fourth pattern structure including a fourth ground pattern, disposing the second insulation substrate on the second pattern structure, so that the second line pattern and the third ground pattern respectively overlap the second ground pattern and the first line pattern and the second insulation substrate is interposed between the second pattern structure and the third pattern structure, and disposing the third insulation substrate on the third pattern structure, so that the fourth ground pattern overlaps the second line pattern and the third insulation substrate is interposed between the third pattern structure
- signal line patterns are formed in inner pattern structures between outermost pattern structures and ground patterns are formed on and under the signal line patterns. Therefore, noise generated by electromagnetic interference (“EMI”) may be prevented.
- EMI electromagnetic interference
- first, second, third etc. may be used herein to describe various elements, components, regions, layers and/or sections, these elements, components, regions, layers and/or sections should not be limited by these terms. These terms are only used to distinguish one element, component, region, layer or section from another element, component, region, layer or section. Thus, a first element, component, region, layer or section discussed below could be termed a second element, component, region, layer or section without departing from the teachings of the present invention.
- spatially relative terms such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. It will be understood that the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. For example, if the device in the figures is turned over, elements described as “below” or “beneath” other elements or features would then be oriented “above” the other elements or features. Thus, the exemplary term “below” can encompass both an orientation of above and below. The device may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein interpreted accordingly.
- Embodiments of the present invention are described herein with reference to cross-section illustrations that are schematic illustrations of idealized embodiments (and intermediate structures) of the present invention. As such, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, are to be expected. Thus, exemplary embodiments of the present invention should not be construed as limited to the particular shapes of regions illustrated herein but are to include deviations in shapes that result, for example, from manufacturing. For example, an implanted region illustrated as a rectangle will, typically, have rounded or curved features and/or a gradient of implant concentration at its edges rather than a binary change from implanted to non-implanted region.
- a buried region formed by implantation may result in some implantation in the region between the buried region and the surface through which the implantation takes place.
- the regions illustrated in the figures are schematic in nature and their shapes are not intended to illustrate the actual shape of a region of a device and are not intended to limit the scope of the present invention.
- FIG. 1 is an exploded perspective view illustrating an exemplary printed circuit board ("PCB") in accordance with exemplary embodiments of the present invention.
- PCB printed circuit board
- the PCB includes a first pattern structure 10, a second pattern structure 20, a third pattern structure 30, and a fourth pattern structure 40.
- the first pattern structure 10 includes a low voltage differential signal (“LVDS”) line pattern 11 and a first reduced swing differential signal (“RSDS”) line pattern 13.
- the second pattern structure 20 includes a ground pattern 21, and the third pattern structure 30 includes a gamma line pattern 31.
- the fourth pattern structure 40 includes a second RSDS line pattern 41.
- the ground pattern 21 of the second pattern structure 20 may be located on a portion of the upper face or substantially the entire upper face of the second pattern structure 20.
- the gamma line pattern 31 of the third pattern structure 30 may partially overlap with the second RSDS line pattern 41 of the fourth pattern structure 40 when the PCB is assembled.
- the PCB may further include a controller (not illustrated) and a gamma voltage generator (not illustrated).
- An image signal applied from an external graphic device (not illustrated) may be transferred to the controller through the LVDS line pattern 11.
- a control signal applied from the controller may be transferred to a display panel (not illustrated) through the first and the second RSDS line patterns 13 and 41.
- the gamma voltage generator may be controlled by the controller, and thus a gamma voltage may be generated from the gamma voltage generator.
- the gamma voltage generated from the gamma voltage generator may be transferred to the display panel through the gamma line pattern 31.
- the image signal applied from the external graphic device may be transferred to the controller though the LVDS line pattern 11 of the first pattern structure 10 and the control signal generated from the controller may be transferred to the display panel through the first RSDS line pattern 13.
- electromagnetic interference EMI
- the LVDS line pattern 11, the first RSDS line pattern 13 and the second RSDS line pattern 41 are located at uppermost and lowermost of portions of the PCB, so that electromagnetic fields may have a great effect on all components of the PCB.
- the electromagnetic fields may be generated around the LVDS line pattern 11, the first RSDS line pattern 13 and the second RSDS line pattern 41.
- the gamma line pattern 31 of the third pattern structure 30 partially overlaps with the second RSDS line pattern 41 of the fourth pattern structure 40, so that EMI between the gamma line pattern 31 of the third pattern structure 30 and the second RSDS line pattern 41 of the fourth pattern structure 40 may be generated.
- considerable noise may be generated in the above-described PCB according to exemplary embodiments of the present invention.
- FIG. 2 is an exploded perspective view illustrating an exemplary PCB in accordance with exemplary embodiments of the present invention.
- FIG. 3 is a cross-sectional view taken along line I-I' illustrated in FIG. 2 .
- FIG. 4 is a block diagram illustrating an exemplary PCB in accordance with exemplary embodiments of the present invention.
- a PCB 100 includes a first pattern structure 110, a second pattern structure 120, a third pattern structure 130, and a fourth pattern structure 140.
- the first to fourth pattern structures 110, 120, 130, and 140 may be formed from conductive layers including a conductive material, respectively.
- the first pattern structure 110 includes a first ground pattern 111.
- the first pattern structure 110 may have a plate shape.
- the first pattern structure 110 may have a plate shape having a first long side, a second long side opposite to the first long side and two short sides connecting the first long side with the second long side, and the first long side may have a stepped cut portion, an inclined portion and a straight portion connecting the stepped cut portion to the inclined portion.
- the stepped portion may provide a space at which components of a liquid crystal display ("LCD") apparatus employing the PCB 100 are located.
- the first long side of the first pattern structure 110 may include an inclined portion and two straight portions respectively extended from both ends of the inclined portion.
- the first ground pattern 111 may be located on a portion of the upper face or substantially the entire upper face of the first pattern structure 110 except for an edge portion of the first pattern structure 110.
- the first ground pattern 111 may have a rectangular plate form having a width that is smaller than a minimum distance between the first and the second long sides.
- the second pattern structure 120 is disposed under the first pattern structure 110, such that the first pattern structure 110 overlaps the second pattern structure 120.
- the second pattern structure 120 has a shape substantially the same as or similar to that of the first pattern structure 110. Thus, any repetitive explanation concerning the shape of the second pattern structure 120 will be omitted.
- the second pattern structure 120 includes a first line pattern 123 and a second ground pattern 121.
- the first line pattern 123 of the second pattern structure 120 is disposed under the first ground pattern 111 of the first pattern structure 110 when the PCB 100 is assembled.
- a first differential signal is transferred through the first line pattern 123.
- the first differential signal may be transferred from an external graphic device to a controller of the PCB 100 through the first line pattern 123.
- the first line pattern 123 may be variously extended on the second pattern structure 120.
- the first line pattern 123 may have a first line portion extended in a first direction and a second line portion extended from an end of the first line portion in a second direction that is different from the first direction.
- the second ground pattern 121 is electrically insulated from the first line pattern 123.
- the first long side of the second pattern structure 120 includes the stepped cut portion, the inclined portion and the straight portion as previously described with respect to the first pattern structure 110
- the second ground pattern 121 may be adjacent to the second long side of the second pattern structure 120 and the first line pattern 123 may be closer to the first long side of the second pattern structure 120 and separated from the second ground pattern 121.
- the third pattern structure 130 is disposed under the second pattern structure 120, such that the second pattern structure 120 overlaps the third pattern structure 130.
- the third pattern structure 130 has a shape substantially the same as or similar to that of the first pattern structure 110. Thus, any repetitive explanation concerning the shape of the third pattern structure 130 will be omitted.
- the third pattern structure 130 includes a third ground pattern 131 and a second line pattern 133.
- the third ground pattern 131 is disposed under the first line pattern 123 when the PCB 100 is assembled.
- the second line pattern 133 is electrically insulated from the third ground pattern 131 and is disposed under the second ground pattern 121 when the PCB 100 is assembled.
- a second differential signal is transferred through the second line pattern 133.
- the second differential signal is transferred from the controller of the PCB 100 to a display panel through the second line pattern 133.
- the second line pattern 133 may be variously extended.
- the second line pattern 133 may be extended in one direction, such as substantially parallel to the second long side of the third pattern structure 130.
- the second line pattern 133 may not overlap with the first line pattern 123.
- the fourth pattern structure 140 is disposed under the third pattern structure 130, such that the third pattern structure 130 overlaps the fourth pattern structure 140.
- the fourth pattern structure 140 has a shape substantially the same as or similar to that of the first pattern structure 110. Thus, any repetitive explanation concerning the shape of the fourth pattern structure 140 will be omitted.
- the fourth pattern structure 140 includes a fourth ground pattern 141 and a third line pattern 143.
- the fourth ground pattern 141 of the fourth pattern structure 140 is disposed under the second line pattern 133 of the third pattern structure 130 in an assembled condition of the PCB 100.
- the third line pattern 143 of the fourth pattern structure 140 may not overlap with the second line pattern 133 of the third pattern structure 130.
- the second line pattern 133 may be spaced from the second long side of the third pattern structure 130 so as to overlap the fourth ground pattern 141, but not overlap the third line pattern 143.
- the third line pattern 143 may be separated from the fourth ground pattern 141, such that the second line pattern 133 of the third pattern structure 130 is disposed on a region between the third line pattern 143 of the fourth pattern structure 140 and the fourth ground pattern 141 of the fourth pattern structure 140.
- the third line pattern 143 is electrically insulated from the fourth ground pattern 141.
- the third line pattern 143 may be overlapped by the second ground pattern 121 of the second pattern structure 120 and the first ground pattern 111 of the first pattern structure 110.
- the PCB 100 may further include a first insulation layer 150, a second insulation layer 160 and a third insulation layer 170.
- the first to third insulation layers 150, 160 and 170 may have a shape substantially the same as or similar to that of the first pattern structure 110.
- the first insulation layer 150 is disposed between the first pattern structure 110 and the second pattern structure 120 to electrically insulate the first pattern structure 110 and the second pattern structure 120 from each other.
- the second insulation layer 160 is disposed between the second pattern structure 120 and the third pattern structure 130 to electrically insulate the second pattern structure 120 and the third pattern structure 130 from each other.
- the third insulation layer 170 is disposed between the third pattern structure 130 and the fourth pattern structure 140 to electrically insulate the third pattern structure 130 and the fourth pattern structure 140 from each other.
- the PCB 100 may further include a device controller 180 electrically connected to the first line pattern 123 and the second line pattern 133.
- the device controller 180 receives the first differential signal from the external graphic device via the first line pattern 123 and applies the second differential signals to the second line pattern 133.
- the PCB 100 may further include a gamma voltage generator 190 which is controlled by the controller 180 to generate a gamma voltage to be applied to the third line pattern 143.
- the PCB 100 receives an original image signal from an external graphic device and applies an image signal and a control signal to a display panel.
- the original image signal may be differentially applied to the PCB 100 by a low voltage differential signaling ("LVDS") method.
- the first differential signal includes a differential signal form of the original image signal.
- the first differential signal is transferred from the external graphic device to the controller 180 through the first line pattern 123.
- the controller 180 processes the first differential signal to generate an image signal.
- the controller 180 also generates a control signal for controlling the display panel.
- the image signal and the control signal may be differentially applied to the display panel by a reduced swing differential signaling ("RSDS”) method.
- RSDS reduced swing differential signaling
- the controller 180 applies the second differential signal, which includes differential signal forms of the image signal and/or the control signal, to the second line pattern 133, and the second differential signal is transferred from the controller 180 to the display panel through the second line pattern 133.
- a frequency of the first differential signal may be the same as that of the second differential signal when the PCB 100 receives the first differential signal from the external graphic device by the LVDS method and applies the second differential signal to
- the PCB 100 may receive the first differential signal from the external graphic device by the LVDS method and apply the second differential signal to the display panel by a min-LVDS method.
- a frequency of the first differential signal may be different from that of the second differential signal when the PCB 100 receives the first differential signal from the external graphic device by the LVDS method and then applies the second differential signal to the display panel by the min-LVDS method.
- the gamma voltage generator 190 is controlled by the control signal of the controller 180 to generate the gamma voltage.
- the gamma voltage generated from the gamma voltage generator 190 is transferred from the gamma voltage generator 190 to the display panel through the third line pattern 143.
- the electromagnetic fields generated around the second line pattern 133 and the third line pattern 143 may interfere with each other if the second line pattern 133 overlaps with the third line pattern 143.
- an area in which the second line pattern 133 overlaps with the third line pattern 143 may be minimized to decrease the EMI between the electromagnetic fields around the second line pattern 133 and the third line pattern 143.
- the second line pattern 133 when the second line pattern 133 and the third line pattern 143 are viewed from a plan view, the second line pattern 133 may be separated from the third line pattern 143.
- the second line pattern 133 may be extended in one direction, such as substantially parallel to the second long side of the third pattern structure 130, to minimize the area in which the second line pattern 133 overlaps with the third line pattern 143.
- the first line pattern 123 and the second line pattern 133 are respectively formed from different layers and ground patterns are formed on and under each of the first line pattern 123 and the second line pattern 133.
- first ground pattern 111 is formed on the first line pattern 123 and third ground pattern 131 is formed under the first line pattern 123.
- second ground pattern 121 is formed on second line pattern 133 and fourth ground pattern 141 is formed under second line pattern 133. Therefore, the EMI between the first line pattern 123 and the second line pattern 133 may be prevented.
- the second line pattern 133 does not overlap with the third line pattern 143 to prevent the EMI between the second line pattern 133 and the third line pattern 143.
- first line pattern 123 and the second line pattern 133 are formed from inner layers of the PCB 100 which are disposed between outermost layers of the PCB 100, so that the electromagnetic fields generated around the first line pattern 123 and the second line pattern 133 may not have an effect on other components of the PCB 100. Therefore, the PCB 100 according to exemplary embodiments of the present invention may decrease noise.
- FIG. 5A is a perspective view illustrating an exemplary display apparatus in accordance with exemplary embodiments of the present invention.
- FIG. 5B is a block diagram illustrating an exemplary display apparatus in accordance with exemplary embodiments of the present invention.
- the PCB shown in FIGS. 5A and 5B is substantially the same as or similar to the PCB illustrated in and described with respect to FIGS. 2 to 4 . Thus, any repetitive explanation concerning the PCB will be omitted.
- a display apparatus 500 includes a display panel 510 and a PCB 520.
- the display panel 510 includes a first substrate 511, a second substrate 513 and a liquid crystal layer 515.
- the first substrate 511 may include a plurality of gate lines G 1 , ..., G n (n is a positive integer greater than 1) and a plurality of data lines D 1 , ..., D m (m is a positive integer greater than 1).
- the data lines D 1 , ..., D m are electrically insulated from the gate lines G1, ..., G n and cross the gate lines G 1 , ..., G n .
- the first substrate 511 may further include a plurality of pixels for displaying images.
- a switching element TFT such as a thin film transistor ("TFT"), and a pixel electrode (not illustrated) are formed in each of the pixels.
- the second substrate 513 may include a color filter layer (not shown) and a common electrode (not shown) formed on the color filter layer.
- the liquid crystal layer 515 is disposed between the first substrate 511 and the second substrate 513.
- the liquid crystal layer 515 includes liquid crystal molecules. The arrangement of the liquid crystal molecules is changed by an electric field generated between the pixel electrode of the first substrate 511 and the common electrode of the second substrate 513, so that an amount of light passing through the liquid crystal layer 515 may be controlled.
- the display apparatus 500 may further include a gate driver 540 and a data driver 530.
- the gate driver 540 is controlled by the controller 521 to apply a gate driving signal to the gate lines G 1 , ..., G n .
- the data driver 530 is controlled by the controller 521 to apply an image signal to the data lines D 1 , ..., Dm.
- the data driver 530 applies the image signal to the data lines D 1 , ..., D m in response to output signals from the controller 521 and the gamma voltage generator 523.
- the image signal applied to the data lines D 1 , ..., D m is applied to the pixel electrode via the switching element TFT when the switching element TFT is turned on.
- the switching element TFT is turned on when the gate signal is applied to the gate lines G 1 , ..., G n .
- FIGS. 6A to 6E are cross-sectional views illustrating an exemplary method of manufacturing an exemplary PCB in accordance with exemplary embodiments of the present invention.
- a first pattern structure 210 is formed on a lower surface of a first insulation substrate 250 and a second pattern structure 220 is formed on an upper surface of the first insulation substrate 250 opposite to the lower surface.
- the first pattern structure 210 includes a first ground pattern 211.
- the second pattern structure 220 includes a first line pattern 223 and a second ground pattern 221.
- the first line pattern 223 is formed above the first ground pattern 211, so as to overlap with the first ground pattern 211.
- the second ground pattern 221 is electrically insulated from the first line pattern 223, such as by being spaced and separated from the first line pattern 223.
- the first insulation substrate 250 electrically insulates the first pattern structure 210 and second pattern structure 220 from each other.
- a second insulation substrate 260 is disposed on the second pattern structure 220, such that a lower surface of the second insulation substrate 260 faces the second pattern structure 220.
- a third pattern structure 230 is formed on an upper surface of the second insulation substrate 260, where the upper surface is opposite to the lower surface of the second insulation substrate 260.
- the third pattern structure 230 includes a second line pattern 233 and a third ground pattern 231.
- the second line pattern 233 overlaps with the second ground pattern 221.
- the third ground pattern 231 is electrically insulated from the second line pattern 233, such as by being spaced and separated from the second line pattern 233, and overlaps with the first line pattern 223.
- the second insulation substrate 260 electrically insulates the second pattern structure 220 and the third pattern structure 230 from each other.
- a third insulation substrate 270 is disposed on the third pattern structure 230, such that a lower surface of the third insulation substrate 270 faces the third pattern structure 230.
- a fourth pattern structure 240 is formed on an upper surface of the third insulation substrate 270, where the upper surface is opposite to the lower surface of the third insulation substrate 270.
- the fourth pattern structure 240 includes a fourth ground pattern 241 and may further include a third line pattern 243.
- the fourth ground pattern 241 covers the second line pattern 233, such as by overlapping with the second line pattern 233.
- the third insulation substrate 270 electrically insulates the third pattern structure 230 and the fourth pattern structure 240 from each other. If provided, the third line pattern 243 overlaps an area of the third pattern structure 230 where the second line pattern 233 is not formed.
- a fourth insulation substrate may be formed on the fourth pattern structure 240.
- the first to fourth insulation substrates 250, 260, 270 may also be termed insulation layers.
- a controller may be further formed on one of the first to fourth insulation substrates 250, 260, 270.
- the controller may be electrically connected to the first line pattern 223 and the second line pattern 233.
- An original image signal provided by an external graphic device (not illustrated) is transferred from the external graphic device to the controller through the first line pattern 223.
- the controller generates an image signal and a control signal in response to the original image signal.
- the image signal and the control signal generated from the controller are transferred from the controller to a display panel through the second line pattern 233.
- the fourth pattern structure 240 may further include the third line pattern 243.
- a gamma voltage generator (not illustrated) may be further formed on one of the first to fourth insulation substrates 250, 260, 270. The gamma voltage generator may be electrically connected to the third line pattern 243.
- the third line pattern 243 may be separated from the second line pattern 233, so that the electromagnetic fields around the second line pattern 233 and the third line pattern 243 may not interfere with each other.
- FIGS. 7A to 7D are cross-sectional views illustrating an exemplary method of manufacturing an exemplary PCB in accordance with exemplary embodiments of the present invention.
- a first pattern structure 310 is formed on a lower surface of the first insulation substrate 350 and a second pattern structure 320 is formed on an upper surface of the first insulation substrate 350 opposite to the lower surface.
- the first pattern structure 310 includes a first ground pattern 311.
- the second pattern structure 320 includes a first line pattern 323 and the second ground pattern 321.
- the first line pattern 323 is formed above the first ground pattern 311, so as to overlap with the first ground pattern 311.
- the second ground pattern 321 is electrically insulated from the first line pattern 323, such as being spaced and separated from the first line pattern 323.
- a third pattern structure 330 is formed on a second insulation substrate 360.
- the third pattern structure 330 includes a second line pattern 333 and a third ground pattern 331.
- a fourth pattern structure 340 is formed on a third insulation substrate 370.
- the fourth pattern structure 340 includes a fourth ground pattern 341.
- the fourth pattern structure 340 may further include a third line pattern 343.
- the second insulation substrate 360 having the second line pattern 333 and the third ground pattern 331 formed thereon is disposed on the second pattern structure 320, so that the second line pattern 333 and the third ground pattern 331 are respectively located above the second ground pattern 321 and the first line pattern 323.
- the third insulation substrate 370 having the fourth ground pattern 341 formed thereon is disposed on the third pattern structure 330, so that the fourth ground pattern 341 is disposed above the second line pattern 333.
- the fourth pattern structure 340 includes the third line pattern 343, the third line pattern 343 is arranged such that it does not overlap with the second line pattern 333.
- signal line patterns are formed in inner pattern structures of the PCB between outermost pattern structures of the PCB and ground patterns are formed on and under the signal line patterns. Therefore, noise generated by EMI may be prevented.
- output line patterns of a controller may not overlap with gamma line patterns so that the noise may be further prevented.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- Computer Hardware Design (AREA)
- Crystallography & Structural Chemistry (AREA)
- Chemical & Material Sciences (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
- Structure Of Printed Boards (AREA)
- Shielding Devices Or Components To Electric Or Magnetic Fields (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Abstract
Description
- Embodiments of the present invention relate to a printed circuit board ("PCB"), a display apparatus having the PCB and a method of manufacturing the PCB. More particularly, embodiments of the present invention relate to a PCB having reduced noise and used for a display apparatus, a display apparatus having the PCB, and a method of manufacturing the PCB.
- A printed circuit board ("PCB") generally includes a plurality of components and a plurality of wirings for electrically connecting one component to another component. As electronic technologies are being developed, the speeds of signal transfers among components through the wirings of PCBs are being increased, and the response speeds of the components in the PCBs are also being increased.
- An electromagnetic field may be generated around a wiring of a PCB when a current flows through the wiring. Electromagnetic fields generated around adjacent wirings of the PCB may affect the signals transferred through the wirings of the PCB. Therefore, electromagnetic interference ("EMI") caused by the electromagnetic fields of adjacent wirings may interfere with the normal operation of the components of the PCB. The effect of the EMI may be increased as the frequencies of the signals are increased for high-speed operation through the wirings of the PCB.
- Signals having high frequencies may be applied to a liquid crystal display ("LCD") apparatus having a large-sized screen display apparatus and displaying images with high quality. In the LCD apparatus, the EMI may be increased because a swing range of a voltage applied to the LCD apparatus is augmented. For example, a signal transferred between a wireless wide area network ("WWAN") and a notebook computer may include considerable noise due to the EMI when the notebook computer is connected to the WWAN.
- Embodiments of the present invention provide a printed circuit board ("PCB") capable of reducing noise.
- Embodiments of the present invention further provide a display apparatus having the PCB.
- Embodiments of the present invention still further provide a method of manufacturing the PCB.
- According to exemplary embodiments of the present invention, a PCB includes a first pattern structure, a second pattern structure, a third pattern structure, and a fourth pattern structure. The first pattern structure includes a first ground pattern. The second pattern structure is formed on the first pattern structure. The second pattern structure includes a first line pattern and a second ground pattern. A first differential signal is transferred through the first line pattern. The first line pattern overlaps the first ground pattern. The second ground pattern is electrically insulated from the first line pattern. The third pattern structure is formed on the second pattern structure. The third pattern structure includes a third ground pattern overlapping the first line pattern and a second line pattern electrically insulated from the third ground pattern and overlapping the second ground pattern. A second differential signal is transferred through the second line pattern. The fourth pattern structure is formed on the third pattern structure and includes a fourth ground pattern overlapping the second line pattern.
- In exemplary embodiments of the present invention, the PCB may further include a first insulation layer, a second insulation layer and a third insulation layer. The first insulation layer is disposed between the first pattern structure and the second pattern structure. The second insulation layer is disposed between the second pattern structure and the third pattern structure. The third insulation layer is disposed between the third pattern structure and the fourth pattern structure.
- In exemplary embodiments of the present invention, the PCB may further include a controller. The controller is electrically connected to the first line pattern and the second line pattern to receive the first differential signal from the first line pattern and apply the second differential signal to the second line pattern.
- In exemplary embodiments of the present invention, the PCB may further include a gamma voltage generator. The gamma voltage generator is controlled by the controller to generate a gamma reference voltage. The fourth pattern structure may further include a third line pattern. The third line pattern is electrically insulated from the fourth ground pattern and transfers the gamma reference voltage generated by the gamma voltage generator. The third line pattern may be separated from the second line pattern, such as by not overlapping the second line pattern.
- According to other exemplary embodiments of the present invention, a display apparatus includes a display panel and a PCB. The display panel displays an image. The PCB includes a first pattern structure, a second pattern structure, a third pattern structure, and a fourth pattern structure. The first pattern structure includes a first ground pattern. The second pattern structure is formed on the first pattern structure and includes a first line pattern overlapping the first ground pattern and a second ground pattern electrically insulated from the first line pattern. A first differential signal is transferred through the first line pattern. The third pattern structure is formed on the second pattern structure and includes a third ground pattern overlapping the first line pattern and a second line pattern electrically insulated from the third ground pattern and overlapping the second ground pattern. A second differential signal is transferred through the second line pattern. The fourth pattern structure is formed on the third pattern structure and includes a fourth ground pattern overlapping the second line pattern.
- According to still other exemplary embodiments of the present invention, in a method of manufacturing a PCB, a first pattern structure is formed on a first surface of a first insulation substrate. The first pattern structure includes a first ground pattern. Then, a second pattern structure is formed on a second surface of the first insulation substrate opposite to the first surface. The second pattern structure includes a first line pattern overlapping the first ground pattern and a second ground pattern electrically insulated from the first line pattern. Then, a second insulation substrate is disposed on the second pattern structure. Then, a third pattern structure is formed on the second insulation substrate. The third pattern structure includes a second line pattern overlapping the second ground pattern and a third ground pattern electrically insulated from the second line pattern and overlapping the first line pattern. Then, a third insulation substrate is disposed on the third pattern structure. Then, a fourth pattern structure is formed on the third insulation substrate. The fourth pattern structure includes a fourth ground pattern overlapping the second line pattern.
- According to yet other exemplary embodiments of the present invention, a method of manufacturing a PCB includes forming a first pattern structure on a first surface of a first insulation substrate, the first pattern structure including a first ground pattern, forming a second pattern structure on a second surface of the first insulation substrate opposite to the first surface, the second pattern structure including a first line pattern overlapping the first ground pattern and a second ground pattern electrically insulated from the first line pattern, forming a third pattern structure on a second insulation layer, the third pattern structure including a second line pattern and a third ground pattern, forming a fourth pattern structure on a fourth insulation substrate, the fourth pattern structure including a fourth ground pattern, disposing the second insulation substrate on the second pattern structure, so that the second line pattern and the third ground pattern respectively overlap the second ground pattern and the first line pattern and the second insulation substrate is interposed between the second pattern structure and the third pattern structure, and disposing the third insulation substrate on the third pattern structure, so that the fourth ground pattern overlaps the second line pattern and the third insulation substrate is interposed between the third pattern structure and the fourth pattern structure.
- According to exemplary embodiments of the present invention, signal line patterns are formed in inner pattern structures between outermost pattern structures and ground patterns are formed on and under the signal line patterns. Therefore, noise generated by electromagnetic interference ("EMI") may be prevented.
- The above and other features and advantages of the present invention will become readily apparent by reference to the following detailed description when considered in conjunction with the accompanying drawings wherein:
-
FIG. 1 is an exploded perspective view illustrating an exemplary printed circuit board ("PCB") in accordance with exemplary embodiments of the present invention; -
FIG. 2 is an exploded perspective view illustrating an exemplary PCB in accordance with exemplary embodiments of the present invention; -
FIG. 3 is a cross-sectional view taken along line I-I' inFIG. 2 ; -
FIG. 4 is a block diagram illustrating an exemplary PCB in accordance with exemplary embodiments of the present invention; -
FIG. 5A is a perspective view illustrating an exemplary display apparatus in accordance with exemplary embodiments of the present invention; -
FIG. 5B is a block diagram illustrating an exemplary display apparatus in accordance with exemplary embodiments of the present invention; -
FIGS. 6A to 6E are cross-sectional views illustrating an exemplary method of manufacturing an exemplary PCB in accordance with exemplary embodiments of the present invention; and -
FIGS. 7A to 7D are cross-sectional views illustrating an exemplary method of manufacturing an exemplary PCB in accordance with exemplary embodiments of the present invention. - The present invention is described more fully hereinafter with reference to the accompanying drawings, in which embodiments of the present invention are shown. The present invention may, however, be embodied in many different forms and should not be construed as limited to the exemplary embodiments set forth herein. Rather, these exemplary embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the present invention to those skilled in the art. In the drawings, the sizes and relative sizes of layers and regions may be exaggerated for clarity.
- It will be understood that when an element or layer is referred to as being "on," "connected to" or "coupled to" another element or layer, it can be directly on, connected or coupled to the other element or layer or intervening elements or layers may be present. In contrast, when an element is referred to as being "directly on," "directly connected to" or "directly coupled to" another element or layer, there are no intervening elements or layers present. Like reference numerals refer to like elements throughout. As used herein, the term "and/or" includes any and all combinations of one or more of the associated listed items.
- It will be understood that, although the terms first, second, third etc. may be used herein to describe various elements, components, regions, layers and/or sections, these elements, components, regions, layers and/or sections should not be limited by these terms. These terms are only used to distinguish one element, component, region, layer or section from another element, component, region, layer or section. Thus, a first element, component, region, layer or section discussed below could be termed a second element, component, region, layer or section without departing from the teachings of the present invention.
- Spatially relative terms, such as "beneath," "below," "lower," "above," "upper" and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. It will be understood that the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. For example, if the device in the figures is turned over, elements described as "below" or "beneath" other elements or features would then be oriented "above" the other elements or features. Thus, the exemplary term "below" can encompass both an orientation of above and below. The device may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein interpreted accordingly.
- The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the present invention. As used herein, the singular forms "a," "an" and "the" are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms "comprises" and/or "comprising," when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
- Embodiments of the present invention are described herein with reference to cross-section illustrations that are schematic illustrations of idealized embodiments (and intermediate structures) of the present invention. As such, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, are to be expected. Thus, exemplary embodiments of the present invention should not be construed as limited to the particular shapes of regions illustrated herein but are to include deviations in shapes that result, for example, from manufacturing. For example, an implanted region illustrated as a rectangle will, typically, have rounded or curved features and/or a gradient of implant concentration at its edges rather than a binary change from implanted to non-implanted region. Likewise, a buried region formed by implantation may result in some implantation in the region between the buried region and the surface through which the implantation takes place. Thus, the regions illustrated in the figures are schematic in nature and their shapes are not intended to illustrate the actual shape of a region of a device and are not intended to limit the scope of the present invention.
- Unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this invention belongs. It will be further understood that terms, such as those defined in commonly used dictionaries, should be interpreted as having a meaning that is consistent with their meaning in the context of the relevant art and will not be interpreted in an idealized or overly formal sense unless expressly so defined herein.
-
FIG. 1 is an exploded perspective view illustrating an exemplary printed circuit board ("PCB") in accordance with exemplary embodiments of the present invention. - Referring to
FIG. 1 , the PCB includes afirst pattern structure 10, asecond pattern structure 20, athird pattern structure 30, and afourth pattern structure 40. - The
first pattern structure 10 includes a low voltage differential signal ("LVDS")line pattern 11 and a first reduced swing differential signal ("RSDS")line pattern 13. Thesecond pattern structure 20 includes aground pattern 21, and thethird pattern structure 30 includes agamma line pattern 31. Thefourth pattern structure 40 includes a secondRSDS line pattern 41. - The
ground pattern 21 of thesecond pattern structure 20 may be located on a portion of the upper face or substantially the entire upper face of thesecond pattern structure 20. Thegamma line pattern 31 of thethird pattern structure 30 may partially overlap with the secondRSDS line pattern 41 of thefourth pattern structure 40 when the PCB is assembled. - The PCB may further include a controller (not illustrated) and a gamma voltage generator (not illustrated). An image signal applied from an external graphic device (not illustrated) may be transferred to the controller through the
LVDS line pattern 11. A control signal applied from the controller may be transferred to a display panel (not illustrated) through the first and the secondRSDS line patterns gamma line pattern 31. - The image signal applied from the external graphic device may be transferred to the controller though the
LVDS line pattern 11 of thefirst pattern structure 10 and the control signal generated from the controller may be transferred to the display panel through the firstRSDS line pattern 13. Hence, electromagnetic interference ("EMI") may be generated between theLVDS line pattern 11 and the firstRSDS line pattern 13. Further, theLVDS line pattern 11, the firstRSDS line pattern 13 and the secondRSDS line pattern 41 are located at uppermost and lowermost of portions of the PCB, so that electromagnetic fields may have a great effect on all components of the PCB. For example, the electromagnetic fields may be generated around theLVDS line pattern 11, the firstRSDS line pattern 13 and the secondRSDS line pattern 41. Furthermore, thegamma line pattern 31 of thethird pattern structure 30 partially overlaps with the secondRSDS line pattern 41 of thefourth pattern structure 40, so that EMI between thegamma line pattern 31 of thethird pattern structure 30 and the secondRSDS line pattern 41 of thefourth pattern structure 40 may be generated. As a result, considerable noise may be generated in the above-described PCB according to exemplary embodiments of the present invention. -
FIG. 2 is an exploded perspective view illustrating an exemplary PCB in accordance with exemplary embodiments of the present invention.FIG. 3 is a cross-sectional view taken along line I-I' illustrated inFIG. 2 .FIG. 4 is a block diagram illustrating an exemplary PCB in accordance with exemplary embodiments of the present invention. - Referring to
FIGS. 2 to 4 , aPCB 100 includes afirst pattern structure 110, asecond pattern structure 120, athird pattern structure 130, and afourth pattern structure 140. The first tofourth pattern structures - The
first pattern structure 110 includes afirst ground pattern 111. Thefirst pattern structure 110 may have a plate shape. In an exemplary embodiment of the present invention, thefirst pattern structure 110 may have a plate shape having a first long side, a second long side opposite to the first long side and two short sides connecting the first long side with the second long side, and the first long side may have a stepped cut portion, an inclined portion and a straight portion connecting the stepped cut portion to the inclined portion. The stepped portion may provide a space at which components of a liquid crystal display ("LCD") apparatus employing thePCB 100 are located. In another exemplary embodiment of the present invention, the first long side of thefirst pattern structure 110 may include an inclined portion and two straight portions respectively extended from both ends of the inclined portion. While particular peripheries have been described for thefirst pattern structure 110, it should be understood that alternate peripheries would also be within the scope of these embodiments for accommodating the needs of the apparatuses in which thePCB 100 is employed. Thefirst ground pattern 111 may be located on a portion of the upper face or substantially the entire upper face of thefirst pattern structure 110 except for an edge portion of thefirst pattern structure 110. For example, when the first long side of thefirst pattern structure 110 includes the stepped cut portion, the inclined portion and the straight portion, thefirst ground pattern 111 may have a rectangular plate form having a width that is smaller than a minimum distance between the first and the second long sides. - The
second pattern structure 120 is disposed under thefirst pattern structure 110, such that thefirst pattern structure 110 overlaps thesecond pattern structure 120. Thesecond pattern structure 120 has a shape substantially the same as or similar to that of thefirst pattern structure 110. Thus, any repetitive explanation concerning the shape of thesecond pattern structure 120 will be omitted. Thesecond pattern structure 120 includes afirst line pattern 123 and asecond ground pattern 121. Thefirst line pattern 123 of thesecond pattern structure 120 is disposed under thefirst ground pattern 111 of thefirst pattern structure 110 when thePCB 100 is assembled. A first differential signal is transferred through thefirst line pattern 123. For example, the first differential signal may be transferred from an external graphic device to a controller of thePCB 100 through thefirst line pattern 123. Thefirst line pattern 123 may be variously extended on thesecond pattern structure 120. For example, thefirst line pattern 123 may have a first line portion extended in a first direction and a second line portion extended from an end of the first line portion in a second direction that is different from the first direction. Thesecond ground pattern 121 is electrically insulated from thefirst line pattern 123. For example, when the first long side of thesecond pattern structure 120 includes the stepped cut portion, the inclined portion and the straight portion as previously described with respect to thefirst pattern structure 110, thesecond ground pattern 121 may be adjacent to the second long side of thesecond pattern structure 120 and thefirst line pattern 123 may be closer to the first long side of thesecond pattern structure 120 and separated from thesecond ground pattern 121. - The
third pattern structure 130 is disposed under thesecond pattern structure 120, such that thesecond pattern structure 120 overlaps thethird pattern structure 130. Thethird pattern structure 130 has a shape substantially the same as or similar to that of thefirst pattern structure 110. Thus, any repetitive explanation concerning the shape of thethird pattern structure 130 will be omitted. Thethird pattern structure 130 includes athird ground pattern 131 and asecond line pattern 133. Thethird ground pattern 131 is disposed under thefirst line pattern 123 when thePCB 100 is assembled. Thesecond line pattern 133 is electrically insulated from thethird ground pattern 131 and is disposed under thesecond ground pattern 121 when thePCB 100 is assembled. A second differential signal is transferred through thesecond line pattern 133. For example, the second differential signal is transferred from the controller of thePCB 100 to a display panel through thesecond line pattern 133. Thesecond line pattern 133 may be variously extended. For example, thesecond line pattern 133 may be extended in one direction, such as substantially parallel to the second long side of thethird pattern structure 130. Thesecond line pattern 133 may not overlap with thefirst line pattern 123. - The
fourth pattern structure 140 is disposed under thethird pattern structure 130, such that thethird pattern structure 130 overlaps thefourth pattern structure 140. Thefourth pattern structure 140 has a shape substantially the same as or similar to that of thefirst pattern structure 110. Thus, any repetitive explanation concerning the shape of thefourth pattern structure 140 will be omitted. Thefourth pattern structure 140 includes afourth ground pattern 141 and athird line pattern 143. Thefourth ground pattern 141 of thefourth pattern structure 140 is disposed under thesecond line pattern 133 of thethird pattern structure 130 in an assembled condition of thePCB 100. Thethird line pattern 143 of thefourth pattern structure 140 may not overlap with thesecond line pattern 133 of thethird pattern structure 130. Thesecond line pattern 133 may be spaced from the second long side of thethird pattern structure 130 so as to overlap thefourth ground pattern 141, but not overlap thethird line pattern 143. For example, thethird line pattern 143 may be separated from thefourth ground pattern 141, such that thesecond line pattern 133 of thethird pattern structure 130 is disposed on a region between thethird line pattern 143 of thefourth pattern structure 140 and thefourth ground pattern 141 of thefourth pattern structure 140. Thethird line pattern 143 is electrically insulated from thefourth ground pattern 141. Thethird line pattern 143 may be overlapped by thesecond ground pattern 121 of thesecond pattern structure 120 and thefirst ground pattern 111 of thefirst pattern structure 110. - The
PCB 100 may further include afirst insulation layer 150, asecond insulation layer 160 and athird insulation layer 170. The first to third insulation layers 150, 160 and 170 may have a shape substantially the same as or similar to that of thefirst pattern structure 110. Thefirst insulation layer 150 is disposed between thefirst pattern structure 110 and thesecond pattern structure 120 to electrically insulate thefirst pattern structure 110 and thesecond pattern structure 120 from each other. Thesecond insulation layer 160 is disposed between thesecond pattern structure 120 and thethird pattern structure 130 to electrically insulate thesecond pattern structure 120 and thethird pattern structure 130 from each other. Thethird insulation layer 170 is disposed between thethird pattern structure 130 and thefourth pattern structure 140 to electrically insulate thethird pattern structure 130 and thefourth pattern structure 140 from each other. - The
PCB 100 may further include adevice controller 180 electrically connected to thefirst line pattern 123 and thesecond line pattern 133. Thedevice controller 180 receives the first differential signal from the external graphic device via thefirst line pattern 123 and applies the second differential signals to thesecond line pattern 133. Also, thePCB 100 may further include agamma voltage generator 190 which is controlled by thecontroller 180 to generate a gamma voltage to be applied to thethird line pattern 143. - In exemplary embodiments of the present invention, the
PCB 100 receives an original image signal from an external graphic device and applies an image signal and a control signal to a display panel. - The original image signal may be differentially applied to the
PCB 100 by a low voltage differential signaling ("LVDS") method. The first differential signal includes a differential signal form of the original image signal. The first differential signal is transferred from the external graphic device to thecontroller 180 through thefirst line pattern 123. Thecontroller 180 processes the first differential signal to generate an image signal. Thecontroller 180 also generates a control signal for controlling the display panel. The image signal and the control signal may be differentially applied to the display panel by a reduced swing differential signaling ("RSDS") method. For example, thecontroller 180 applies the second differential signal, which includes differential signal forms of the image signal and/or the control signal, to thesecond line pattern 133, and the second differential signal is transferred from thecontroller 180 to the display panel through thesecond line pattern 133. A frequency of the first differential signal may be the same as that of the second differential signal when thePCB 100 receives the first differential signal from the external graphic device by the LVDS method and applies the second differential signal to the display panel by the RSDS method. - In another exemplary embodiment of the present invention, the
PCB 100 may receive the first differential signal from the external graphic device by the LVDS method and apply the second differential signal to the display panel by a min-LVDS method. A frequency of the first differential signal may be different from that of the second differential signal when thePCB 100 receives the first differential signal from the external graphic device by the LVDS method and then applies the second differential signal to the display panel by the min-LVDS method. - The
gamma voltage generator 190 is controlled by the control signal of thecontroller 180 to generate the gamma voltage. The gamma voltage generated from thegamma voltage generator 190 is transferred from thegamma voltage generator 190 to the display panel through thethird line pattern 143. - The electromagnetic fields generated around the
second line pattern 133 and thethird line pattern 143, which are generated by signals passing therethrough, may interfere with each other if thesecond line pattern 133 overlaps with thethird line pattern 143. Thus, according to exemplary embodiments of the present invention, an area in which thesecond line pattern 133 overlaps with thethird line pattern 143 may be minimized to decrease the EMI between the electromagnetic fields around thesecond line pattern 133 and thethird line pattern 143. In exemplary embodiments of the present invention, when thesecond line pattern 133 and thethird line pattern 143 are viewed from a plan view, thesecond line pattern 133 may be separated from thethird line pattern 143. Also, thesecond line pattern 133 may be extended in one direction, such as substantially parallel to the second long side of thethird pattern structure 130, to minimize the area in which thesecond line pattern 133 overlaps with thethird line pattern 143. - In the
PCB 100 according to exemplary embodiments of the present invention, thefirst line pattern 123 and thesecond line pattern 133 are respectively formed from different layers and ground patterns are formed on and under each of thefirst line pattern 123 and thesecond line pattern 133. For example,first ground pattern 111 is formed on thefirst line pattern 123 andthird ground pattern 131 is formed under thefirst line pattern 123. Similarly,second ground pattern 121 is formed onsecond line pattern 133 andfourth ground pattern 141 is formed undersecond line pattern 133. Therefore, the EMI between thefirst line pattern 123 and thesecond line pattern 133 may be prevented. Also, thesecond line pattern 133 does not overlap with thethird line pattern 143 to prevent the EMI between thesecond line pattern 133 and thethird line pattern 143. In addition, thefirst line pattern 123 and thesecond line pattern 133 are formed from inner layers of thePCB 100 which are disposed between outermost layers of thePCB 100, so that the electromagnetic fields generated around thefirst line pattern 123 and thesecond line pattern 133 may not have an effect on other components of thePCB 100. Therefore, thePCB 100 according to exemplary embodiments of the present invention may decrease noise. -
FIG. 5A is a perspective view illustrating an exemplary display apparatus in accordance with exemplary embodiments of the present invention.FIG. 5B is a block diagram illustrating an exemplary display apparatus in accordance with exemplary embodiments of the present invention. The PCB shown inFIGS. 5A and5B is substantially the same as or similar to the PCB illustrated in and described with respect toFIGS. 2 to 4 . Thus, any repetitive explanation concerning the PCB will be omitted. - Referring to
FIGS. 5A and5B , adisplay apparatus 500 includes adisplay panel 510 and aPCB 520. - The
display panel 510 includes afirst substrate 511, asecond substrate 513 and aliquid crystal layer 515. - The
first substrate 511 may include a plurality of gate lines G1, ..., Gn (n is a positive integer greater than 1) and a plurality of data lines D1, ..., Dm (m is a positive integer greater than 1). The data lines D1, ..., Dm are electrically insulated from the gate lines G1, ..., Gn and cross the gate lines G1, ..., Gn. Thefirst substrate 511 may further include a plurality of pixels for displaying images. A switching element TFT, such as a thin film transistor ("TFT"), and a pixel electrode (not illustrated) are formed in each of the pixels. - The
second substrate 513 may include a color filter layer (not shown) and a common electrode (not shown) formed on the color filter layer. - The
liquid crystal layer 515 is disposed between thefirst substrate 511 and thesecond substrate 513. Theliquid crystal layer 515 includes liquid crystal molecules. The arrangement of the liquid crystal molecules is changed by an electric field generated between the pixel electrode of thefirst substrate 511 and the common electrode of thesecond substrate 513, so that an amount of light passing through theliquid crystal layer 515 may be controlled. - The
display apparatus 500 may further include agate driver 540 and adata driver 530. Thegate driver 540 is controlled by thecontroller 521 to apply a gate driving signal to the gate lines G1, ..., Gn. Thedata driver 530 is controlled by thecontroller 521 to apply an image signal to the data lines D1, ..., Dm. - The
data driver 530 applies the image signal to the data lines D1, ..., Dm in response to output signals from thecontroller 521 and thegamma voltage generator 523. The image signal applied to the data lines D1, ..., Dm is applied to the pixel electrode via the switching element TFT when the switching element TFT is turned on. The switching element TFT is turned on when the gate signal is applied to the gate lines G1, ..., Gn. -
FIGS. 6A to 6E are cross-sectional views illustrating an exemplary method of manufacturing an exemplary PCB in accordance with exemplary embodiments of the present invention. - Referring to
FIG. 6A , afirst pattern structure 210 is formed on a lower surface of afirst insulation substrate 250 and asecond pattern structure 220 is formed on an upper surface of thefirst insulation substrate 250 opposite to the lower surface. Thefirst pattern structure 210 includes afirst ground pattern 211. Thesecond pattern structure 220 includes afirst line pattern 223 and asecond ground pattern 221. Thefirst line pattern 223 is formed above thefirst ground pattern 211, so as to overlap with thefirst ground pattern 211. Thesecond ground pattern 221 is electrically insulated from thefirst line pattern 223, such as by being spaced and separated from thefirst line pattern 223. Thefirst insulation substrate 250 electrically insulates thefirst pattern structure 210 andsecond pattern structure 220 from each other. - Referring to
FIG. 6B , asecond insulation substrate 260 is disposed on thesecond pattern structure 220, such that a lower surface of thesecond insulation substrate 260 faces thesecond pattern structure 220. - Referring to
FIG. 6C , athird pattern structure 230 is formed on an upper surface of thesecond insulation substrate 260, where the upper surface is opposite to the lower surface of thesecond insulation substrate 260. Thethird pattern structure 230 includes asecond line pattern 233 and athird ground pattern 231. Thesecond line pattern 233 overlaps with thesecond ground pattern 221. Thethird ground pattern 231 is electrically insulated from thesecond line pattern 233, such as by being spaced and separated from thesecond line pattern 233, and overlaps with thefirst line pattern 223. Thesecond insulation substrate 260 electrically insulates thesecond pattern structure 220 and thethird pattern structure 230 from each other. - Referring to
FIG. 6D , athird insulation substrate 270 is disposed on thethird pattern structure 230, such that a lower surface of thethird insulation substrate 270 faces thethird pattern structure 230. - Referring to
FIG. 6E , afourth pattern structure 240 is formed on an upper surface of thethird insulation substrate 270, where the upper surface is opposite to the lower surface of thethird insulation substrate 270. Thefourth pattern structure 240 includes afourth ground pattern 241 and may further include athird line pattern 243. Thefourth ground pattern 241 covers thesecond line pattern 233, such as by overlapping with thesecond line pattern 233. Thethird insulation substrate 270 electrically insulates thethird pattern structure 230 and thefourth pattern structure 240 from each other. If provided, thethird line pattern 243 overlaps an area of thethird pattern structure 230 where thesecond line pattern 233 is not formed. - Although not shown, a fourth insulation substrate may be formed on the
fourth pattern structure 240. Also, the first tofourth insulation substrates - A controller (not illustrated) may be further formed on one of the first to
fourth insulation substrates first line pattern 223 and thesecond line pattern 233. An original image signal provided by an external graphic device (not illustrated) is transferred from the external graphic device to the controller through thefirst line pattern 223. The controller generates an image signal and a control signal in response to the original image signal. The image signal and the control signal generated from the controller are transferred from the controller to a display panel through thesecond line pattern 233. - As described above, the
fourth pattern structure 240 may further include thethird line pattern 243. Also, a gamma voltage generator (not illustrated) may be further formed on one of the first tofourth insulation substrates third line pattern 243. - When viewed from a plan view, the
third line pattern 243 may be separated from thesecond line pattern 233, so that the electromagnetic fields around thesecond line pattern 233 and thethird line pattern 243 may not interfere with each other. -
FIGS. 7A to 7D are cross-sectional views illustrating an exemplary method of manufacturing an exemplary PCB in accordance with exemplary embodiments of the present invention. - Referring to
FIG. 7A , afirst pattern structure 310 is formed on a lower surface of thefirst insulation substrate 350 and asecond pattern structure 320 is formed on an upper surface of thefirst insulation substrate 350 opposite to the lower surface. Thefirst pattern structure 310 includes afirst ground pattern 311. Thesecond pattern structure 320 includes afirst line pattern 323 and thesecond ground pattern 321. Thefirst line pattern 323 is formed above thefirst ground pattern 311, so as to overlap with thefirst ground pattern 311. Thesecond ground pattern 321 is electrically insulated from thefirst line pattern 323, such as being spaced and separated from thefirst line pattern 323. - Referring to
FIG. 7B , athird pattern structure 330 is formed on asecond insulation substrate 360. Thethird pattern structure 330 includes asecond line pattern 333 and athird ground pattern 331. - Referring to
FIG. 7C , afourth pattern structure 340 is formed on athird insulation substrate 370. Thefourth pattern structure 340 includes afourth ground pattern 341. Thefourth pattern structure 340 may further include athird line pattern 343. - Referring to
FIG. 7D , thesecond insulation substrate 360 having thesecond line pattern 333 and thethird ground pattern 331 formed thereon is disposed on thesecond pattern structure 320, so that thesecond line pattern 333 and thethird ground pattern 331 are respectively located above thesecond ground pattern 321 and thefirst line pattern 323. - Then, the
third insulation substrate 370 having thefourth ground pattern 341 formed thereon is disposed on thethird pattern structure 330, so that thefourth ground pattern 341 is disposed above thesecond line pattern 333. When thefourth pattern structure 340 includes thethird line pattern 343, thethird line pattern 343 is arranged such that it does not overlap with thesecond line pattern 333. - According to the present invention, signal line patterns are formed in inner pattern structures of the PCB between outermost pattern structures of the PCB and ground patterns are formed on and under the signal line patterns. Therefore, noise generated by EMI may be prevented.
- Also, output line patterns of a controller may not overlap with gamma line patterns so that the noise may be further prevented.
- The foregoing is illustrative of the present invention and is not to be construed as limiting thereof. Although a few exemplary embodiments of the present invention have been described, those skilled in the art will readily appreciate that many modifications are possible in the exemplary embodiments without materially departing from the novel teachings and advantages of this invention. Accordingly, all such modifications are intended to be included within the scope of the present invention as defined in the claims. In the claims, means-plus-function clauses are intended to cover the structures described herein as performing the recited function and not only structural equivalents but also equivalent structures. Therefore, it is to be understood that the foregoing is illustrative of the present invention and is not to be construed as limited to the specific embodiments disclosed, and that modifications to the disclosed embodiments, as well as other embodiments, are intended to be included within the scope of the appended claims. The present invention is defined by the following claims, with equivalents of the claims to be included therein.
Claims (20)
- A printed circuit board, comprising:a first pattern structure including a first ground pattern;a second pattern structure formed on the first pattern structure, the second pattern structure including:a first line pattern, through which a first differential signal is transferred, the second pattern structure overlapping the first ground pattern; anda second ground pattern electrically insulated from the first line pattern;a third pattern structure formed on the second pattern structure, the third pattern structure including:a third ground pattern overlapping the first line pattern; anda second line pattern, through which a second differential signal is transferred, the second line pattern being electrically insulated from the third ground pattern, and the second line pattern overlapping the second ground pattern; anda fourth pattern structure formed on the third pattern structure, the fourth pattern structure including a fourth ground pattern overlapping the second line pattern.
- The printed circuit board of claim 1, further comprising:a first insulation layer disposed between the first pattern structure and the second pattern structure;a second insulation layer disposed between the second pattern structure and the third pattern structure; anda third insulation layer disposed between the third pattern structure and the fourth pattern structure.
- The printed circuit board of claim 2, further comprising a controller electrically connected to the first line pattern and the second line pattern, wherein the controller receives the first differential signal from the first line pattern and applies the second differential signal to the second line pattern.
- The printed circuit board of claim 3, wherein a frequency of the first differential signal is substantially same as a frequency of the second differential signal.
- The printed circuit board of claim 4, wherein the first differential signal comprises a low voltage differential signal and the second differential signal comprises a reduced swing differential signal.
- The printed circuit board of claim 3, further comprising a gamma voltage generator controlled by the controller to generate a gamma reference voltage.
- The printed circuit board of claim 6, wherein the fourth pattern structure further comprises a third line pattern electrically insulated from the fourth ground pattern, and the third line pattern transfers the gamma reference voltage generated by the gamma voltage generator.
- The printed circuit board of claim 7, wherein the third line pattern is separated from the second line pattern.
- The printed circuit board of claim 8, wherein the second line pattern is extended substantially in one direction.
- The printed circuit board of claim 7, wherein the third line pattern does not overlap with the second line pattern.
- A display apparatus, comprising:a display panel displaying an image; anda printed circuit board including:a first pattern structure including a first ground pattern;a second pattern structure formed on the first pattern structure, the second pattern structure including:a first line pattern, through which a first differential signal is transferred, overlapping the first ground pattern; anda second ground pattern electrically insulated from the first line pattern;a third pattern structure formed on the second pattern structure, the third pattern structure including:a third ground pattern overlapping the first line pattern; anda second line pattern, through which a second differential signal is transferred, the second line pattern being electrically insulated from the third ground pattern, the second line pattern overlapping the second ground pattern; anda fourth pattern structure formed on the third pattern structure, the fourth pattern structure including a fourth ground pattern overlapping the second line pattern.
- The display apparatus of claim 11, wherein the printed circuit board further comprises:a first insulation layer disposed between the first pattern structure and the second pattern structure;a second insulation layer disposed between the second pattern structure and the third pattern structure; anda third insulation layer disposed between the third pattern structure and the fourth pattern structure.
- The display apparatus of claim 12, wherein the printed circuit board further comprises:a controller electrically connected to the first line pattern and the second line pattern; anda gamma voltage generator controlled by the controller to generate a gamma reference voltage,wherein the controller receives the first differential signal from the first line pattern and applies the second differential signal to the second line pattern.
- The display apparatus of claim 13, wherein the fourth pattern structure further comprises a third line pattern electrically insulated from the fourth ground pattern, and the third line pattern transfers the gamma reference voltage generated by the gamma voltage generator.
- The display apparatus of claim 14, wherein the third line pattern is separated from the second line pattern.
- The display apparatus of claim 14, wherein the third line pattern does not overlap with the second line pattern.
- A method of manufacturing a printed circuit board, the method comprising:forming a first pattern structure on a first surface of a first insulation substrate, the first pattern structure including a first ground pattern;forming a second pattern structure on a second surface of the first insulation substrate opposite to the first surface, the second pattern structure including a first line pattern overlapping the first ground pattern and a second ground pattern electrically insulated from the first line pattern;disposing a second insulation substrate on the second pattern structure;forming a third pattern structure on the second insulation substrate, the third pattern structure including a second line pattern overlapping the second ground pattern and a third ground pattern electrically insulated from the second line pattern and overlapping the first line pattern;disposing a third insulation substrate on the third pattern structure; andforming a fourth pattern structure on the third insulation substrate, the fourth pattern structure including a fourth ground pattern overlapping the second line pattern.
- The method of claim 17, wherein the fourth pattern structure further comprises a third line pattern electrically insulated from the fourth ground pattern.
- The method of claim 17, wherein forming the fourth pattern structure on the third insulation substrate includes aligning the third line pattern such that it does not overlap the second line pattern.
- A method of manufacturing a printed circuit board, the method comprising:forming a first pattern structure on a first surface of a first insulation substrate, the first pattern structure including a first ground pattern;forming a second pattern structure on a second surface of the first insulation substrate opposite to the first surface, the second pattern structure including a first line pattern overlapping the first ground pattern and a second ground pattern electrically insulated from the first line pattern;forming a third pattern structure on a second insulation layer, the third pattern structure including a second line pattern and a third ground pattern;forming a fourth pattern structure on a fourth insulation substrate, the fourth pattern structure including a fourth ground pattern;disposing the second insulation substrate on the second pattern structure, so that the second line pattern and the third ground pattern respectively overlap the second ground pattern and the first line pattern and the second insulation substrate is interposed between the second pattern structure and the third pattern structure; anddisposing the third insulation substrate on the third pattern structure, so that the fourth ground pattern overlaps the second line pattern and the third insulation substrate is interposed between the third pattern structure and the fourth pattern structure.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020070091958A KR101385094B1 (en) | 2007-09-11 | 2007-09-11 | Printed circuit board, display apparatus having the same and method of manufacturing the printed circuit board |
Publications (3)
Publication Number | Publication Date |
---|---|
EP2037722A2 true EP2037722A2 (en) | 2009-03-18 |
EP2037722A3 EP2037722A3 (en) | 2010-01-27 |
EP2037722B1 EP2037722B1 (en) | 2012-03-21 |
Family
ID=39863119
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP08006205A Active EP2037722B1 (en) | 2007-09-11 | 2008-03-29 | Printed circuit board, display apparatus having a printed circuit board and method of manufacturing the printed circuit board |
Country Status (5)
Country | Link |
---|---|
US (3) | US8254136B2 (en) |
EP (1) | EP2037722B1 (en) |
JP (1) | JP5514419B2 (en) |
KR (1) | KR101385094B1 (en) |
CN (1) | CN101448361B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102011113656A1 (en) * | 2011-09-19 | 2013-03-21 | Erni Electronics Gmbh | Multi-layer electrical circuit board |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2011239040A (en) * | 2010-05-06 | 2011-11-24 | Canon Inc | Image pickup device |
KR20160066649A (en) * | 2014-12-02 | 2016-06-13 | 삼성디스플레이 주식회사 | Printed circuit board and display device comprising the printed circuit board |
KR102317897B1 (en) | 2015-06-04 | 2021-10-28 | 삼성디스플레이 주식회사 | Test board and driving method thereof |
GB2540792A (en) * | 2015-07-28 | 2017-02-01 | Airbus Operations Ltd | Vehicle fairing including an electrical routing |
CN209329126U (en) * | 2016-05-17 | 2019-08-30 | 株式会社村田制作所 | Transmission line substrate and electronic equipment |
CN107831610A (en) | 2017-10-26 | 2018-03-23 | 惠科股份有限公司 | Signal transmission device and display device |
US11670435B2 (en) * | 2021-04-09 | 2023-06-06 | Apple Inc. | Hybrid cabling solution for higher bandwidth and millimeter wave applications |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5165055A (en) * | 1991-06-28 | 1992-11-17 | Digital Equipment Corporation | Method and apparatus for a PCB and I/O integrated electromagnetic containment |
US6329604B1 (en) * | 1999-08-10 | 2001-12-11 | Nec Corporation | Multilayer printed circuit board |
US6359237B1 (en) * | 1999-08-13 | 2002-03-19 | Nec Corporation | Multi-layer printed board |
US6388205B1 (en) * | 1999-11-09 | 2002-05-14 | Gul Technologies Singapore Ltd | Printed circuit board with shielded circuitry |
US20030075349A1 (en) * | 2001-10-19 | 2003-04-24 | Kruse John M. | Electrical interconnect between an articulating display and a pc based planar board |
US6614325B1 (en) * | 2000-08-31 | 2003-09-02 | Northrop Grumman Corporation | RF/IF signal distribution network utilizing broadside coupled stripline |
US20030206160A1 (en) * | 2000-01-08 | 2003-11-06 | International Business Machines Corporation | Circuit board with EMI suppression |
EP1684558A2 (en) * | 2005-01-12 | 2006-07-26 | Samsung Electronics Co., Ltd. | Multilayer printed circuit board |
Family Cites Families (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6156493A (en) * | 1984-08-28 | 1986-03-22 | 日本電気株式会社 | Power source wiring structure of multilayer circuit board |
US5003273A (en) * | 1989-12-04 | 1991-03-26 | Itt Corporation | Multilayer printed circuit board with pseudo-coaxial transmission lines |
EP0587144B1 (en) * | 1992-09-08 | 1999-06-09 | Seiko Epson Corporation | Liquid crystal display apparatus, structure for mounting semiconductor device, method of mounting semiconductor device, electronic optical apparatus and electronic printing apparatus |
US5376759A (en) * | 1993-06-24 | 1994-12-27 | Northern Telecom Limited | Multiple layer printed circuit board |
JP3113153B2 (en) * | 1994-07-26 | 2000-11-27 | 株式会社東芝 | Semiconductor device with multilayer wiring structure |
JPH1041637A (en) * | 1996-07-23 | 1998-02-13 | Nec Corp | High-density multilayer wiring board |
JP2867985B2 (en) * | 1996-12-20 | 1999-03-10 | 日本電気株式会社 | Printed circuit board |
US6246112B1 (en) * | 1998-06-11 | 2001-06-12 | Intel Corporation | Interleaved signal trace routing |
KR100293982B1 (en) | 1998-08-03 | 2001-07-12 | 윤종용 | LCD panel |
KR100339019B1 (en) | 1999-05-31 | 2002-05-31 | 윤종용 | Method for forming wires for transmitting differential signal and an LCD having a PCB formed the same |
JP2001144451A (en) * | 1999-11-12 | 2001-05-25 | Ibi Tech Co Ltd | Laminated wiring board |
JP3877132B2 (en) * | 2000-11-20 | 2007-02-07 | 富士通株式会社 | Multilayer wiring board and semiconductor device |
CN1316858C (en) * | 2001-04-27 | 2007-05-16 | 日本电气株式会社 | High frequency circuit base board and its producing method |
US6420778B1 (en) * | 2001-06-01 | 2002-07-16 | Aralight, Inc. | Differential electrical transmission line structures employing crosstalk compensation and related methods |
JP4834937B2 (en) * | 2001-08-22 | 2011-12-14 | 凸版印刷株式会社 | Multi-layer wiring board for high-frequency circuits |
JP4114353B2 (en) * | 2002-01-16 | 2008-07-09 | 凸版印刷株式会社 | Crosstalk noise reduction multilayer printed circuit board and method for manufacturing the same |
JP2003289184A (en) | 2002-03-28 | 2003-10-10 | Canon Inc | Multilayered printed wiring board |
JP2003309378A (en) * | 2002-04-18 | 2003-10-31 | Mitsubishi Electric Corp | Multilayer wiring board for signal transmission |
TW587322B (en) * | 2002-12-31 | 2004-05-11 | Phoenix Prec Technology Corp | Substrate with stacked via and fine circuit thereon, and method for fabricating the same |
US7129416B1 (en) * | 2004-02-05 | 2006-10-31 | Apple Computer, Inc. | Hybrid ground grid for printed circuit board |
US7294791B2 (en) * | 2004-09-29 | 2007-11-13 | Endicott Interconnect Technologies, Inc. | Circuitized substrate with improved impedance control circuitry, method of making same, electrical assembly and information handling system utilizing same |
US7268645B2 (en) * | 2005-05-09 | 2007-09-11 | Seiko Epson Corporation | Integrated resonator structure and methods for its manufacture and use |
KR101256965B1 (en) * | 2005-06-22 | 2013-04-26 | 엘지디스플레이 주식회사 | LCD and driving method thereof |
KR101192781B1 (en) * | 2005-09-30 | 2012-10-18 | 엘지디스플레이 주식회사 | A driving circuit of liquid crystal display device and a method for driving the same |
CN101124861B (en) * | 2005-11-02 | 2011-03-30 | 揖斐电株式会社 | Multilayer printed wiring board for semiconductor device and process for producing the same |
JP4808468B2 (en) * | 2005-11-04 | 2011-11-02 | 日本メクトロン株式会社 | Hybrid multilayer circuit board and manufacturing method thereof |
KR100768047B1 (en) * | 2005-11-30 | 2007-10-18 | 엘지.필립스 엘시디 주식회사 | OLED display apparatus and drive method thereof |
US20070222052A1 (en) * | 2006-03-24 | 2007-09-27 | Kyocera Corporation | Wiring structure, multilayer wiring board, and electronic device |
US8134084B2 (en) * | 2006-06-30 | 2012-03-13 | Shin-Etsu Polymer Co., Ltd. | Noise-suppressing wiring-member and printed wiring board |
US8253721B2 (en) * | 2006-11-28 | 2012-08-28 | Lg Display Co., Ltd. | Liquid crystal display device including source voltage generator and method of driving liquid crystal display device |
JP5444619B2 (en) * | 2008-02-07 | 2014-03-19 | 株式会社ジェイテクト | Multi-layer circuit board and motor drive circuit board |
FR2966692B1 (en) * | 2010-10-26 | 2012-12-14 | Sagem Defense Securite | ELECTRONIC CARD, ELECTRONIC DEVICE COMPRISING SUCH A CARD AND METHOD FOR PROTECTING AN ELECTRONIC CARD |
-
2007
- 2007-09-11 KR KR1020070091958A patent/KR101385094B1/en active IP Right Grant
-
2008
- 2008-03-29 EP EP08006205A patent/EP2037722B1/en active Active
- 2008-09-04 US US12/204,015 patent/US8254136B2/en active Active
- 2008-09-11 JP JP2008233077A patent/JP5514419B2/en active Active
- 2008-09-11 CN CN2008101769735A patent/CN101448361B/en active Active
-
2012
- 2012-07-24 US US13/556,274 patent/US20120285009A1/en not_active Abandoned
-
2016
- 2016-10-18 US US15/296,434 patent/US9930770B2/en active Active
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5165055A (en) * | 1991-06-28 | 1992-11-17 | Digital Equipment Corporation | Method and apparatus for a PCB and I/O integrated electromagnetic containment |
US6329604B1 (en) * | 1999-08-10 | 2001-12-11 | Nec Corporation | Multilayer printed circuit board |
US6359237B1 (en) * | 1999-08-13 | 2002-03-19 | Nec Corporation | Multi-layer printed board |
US6388205B1 (en) * | 1999-11-09 | 2002-05-14 | Gul Technologies Singapore Ltd | Printed circuit board with shielded circuitry |
US20030206160A1 (en) * | 2000-01-08 | 2003-11-06 | International Business Machines Corporation | Circuit board with EMI suppression |
US6614325B1 (en) * | 2000-08-31 | 2003-09-02 | Northrop Grumman Corporation | RF/IF signal distribution network utilizing broadside coupled stripline |
US20030075349A1 (en) * | 2001-10-19 | 2003-04-24 | Kruse John M. | Electrical interconnect between an articulating display and a pc based planar board |
EP1684558A2 (en) * | 2005-01-12 | 2006-07-26 | Samsung Electronics Co., Ltd. | Multilayer printed circuit board |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102011113656A1 (en) * | 2011-09-19 | 2013-03-21 | Erni Electronics Gmbh | Multi-layer electrical circuit board |
Also Published As
Publication number | Publication date |
---|---|
CN101448361B (en) | 2013-08-07 |
CN101448361A (en) | 2009-06-03 |
US9930770B2 (en) | 2018-03-27 |
US8254136B2 (en) | 2012-08-28 |
US20170042020A1 (en) | 2017-02-09 |
US20120285009A1 (en) | 2012-11-15 |
EP2037722A3 (en) | 2010-01-27 |
US20090066624A1 (en) | 2009-03-12 |
JP5514419B2 (en) | 2014-06-04 |
EP2037722B1 (en) | 2012-03-21 |
JP2009071311A (en) | 2009-04-02 |
KR20090026893A (en) | 2009-03-16 |
KR101385094B1 (en) | 2014-04-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9930770B2 (en) | Printed circuit board, display apparatus having a printed circuit board and method of manufacturing the printed circuit board | |
US6710839B2 (en) | Display device | |
US9875699B2 (en) | Display device | |
US10705398B2 (en) | Active matrix substrate and display panel | |
US20070002243A1 (en) | Display substrate, display device having the same, and method thereof | |
US7460203B2 (en) | Liquid crystal display device | |
US20190280013A1 (en) | Active matrix substrate and display panel | |
US20200176480A1 (en) | Display panel and display device | |
KR100531388B1 (en) | Display device | |
US20050062687A1 (en) | Display device | |
US20140176889A1 (en) | Liquid Crystal Display Device | |
CN108279804B (en) | Display panel and display device | |
US8743305B2 (en) | Liquid crystal display device utilizing storage capacitor lines | |
EP1426914B1 (en) | Electro-optical display device and method of manufacturing it | |
KR100990315B1 (en) | Liquid crystal display | |
KR101345667B1 (en) | Liquid crystal display device | |
CN218917853U (en) | Display device | |
KR101537677B1 (en) | In plane switching mode liquid crystal display device | |
US10810959B2 (en) | Display device | |
KR20050110393A (en) | Liquid crystal display device | |
KR20090060053A (en) | Liquide crystal display device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MT NL NO PL PT RO SE SI SK TR |
|
AX | Request for extension of the european patent |
Extension state: AL BA MK RS |
|
PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
AK | Designated contracting states |
Kind code of ref document: A3 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MT NL NO PL PT RO SE SI SK TR |
|
AX | Request for extension of the european patent |
Extension state: AL BA MK RS |
|
17P | Request for examination filed |
Effective date: 20100630 |
|
17Q | First examination report despatched |
Effective date: 20100728 |
|
AKX | Designation fees paid |
Designated state(s): DE FR GB NL |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: SAMSUNG ELECTRONICS CO., LTD. |
|
RIN1 | Information on inventor provided before grant (corrected) |
Inventor name: MYEONG, JI-MAN Inventor name: KIM, KWAN-HO Inventor name: JANG, ICK-KYU |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE FR GB NL |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: NL Ref legal event code: T3 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R096 Ref document number: 602008014203 Country of ref document: DE Effective date: 20120524 |
|
RAP2 | Party data changed (patent owner data changed or rights of a patent transferred) |
Owner name: SAMSUNG ELECTRONICS CO., LTD. |
|
REG | Reference to a national code |
Ref country code: NL Ref legal event code: SD Effective date: 20121017 |
|
RAP2 | Party data changed (patent owner data changed or rights of a patent transferred) |
Owner name: SAMSUNG DISPLAY CO., LTD. |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed |
Effective date: 20130102 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: TP Owner name: SAMSUNG DISPLAY CO. LTD, KR Effective date: 20130226 |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: 732E Free format text: REGISTERED BETWEEN 20130307 AND 20130313 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R097 Ref document number: 602008014203 Country of ref document: DE Effective date: 20130102 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R082 Ref document number: 602008014203 Country of ref document: DE Representative=s name: DR. WEITZEL & PARTNER, DE |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R082 Ref document number: 602008014203 Country of ref document: DE Representative=s name: DR. WEITZEL & PARTNER, DE Effective date: 20130422 Ref country code: DE Ref legal event code: R081 Ref document number: 602008014203 Country of ref document: DE Owner name: SAMSUNG DISPLAY CO., LTD., KR Free format text: FORMER OWNER: SAMSUNG ELECTRONICS CO., LTD, SUWON-SI, GYEONGGI-DO, KR Effective date: 20130422 Ref country code: DE Ref legal event code: R081 Ref document number: 602008014203 Country of ref document: DE Owner name: SAMSUNG DISPLAY CO., LTD., YONGIN-CITY, KR Free format text: FORMER OWNER: SAMSUNG ELECTRONICS CO., LTD, SUWON-SI, GYEONGGI-DO, KR Effective date: 20130422 Ref country code: DE Ref legal event code: R082 Ref document number: 602008014203 Country of ref document: DE Representative=s name: DR. WEITZEL & PARTNER PATENT- UND RECHTSANWAEL, DE Effective date: 20130422 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 9 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 10 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 11 |
|
P01 | Opt-out of the competence of the unified patent court (upc) registered |
Effective date: 20230516 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: NL Payment date: 20240221 Year of fee payment: 17 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20240220 Year of fee payment: 17 Ref country code: GB Payment date: 20240220 Year of fee payment: 17 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20240226 Year of fee payment: 17 |