EP1993109B1 - Surge absorbing material with a further electrical function - Google Patents
Surge absorbing material with a further electrical function Download PDFInfo
- Publication number
- EP1993109B1 EP1993109B1 EP20070108466 EP07108466A EP1993109B1 EP 1993109 B1 EP1993109 B1 EP 1993109B1 EP 20070108466 EP20070108466 EP 20070108466 EP 07108466 A EP07108466 A EP 07108466A EP 1993109 B1 EP1993109 B1 EP 1993109B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- absorbing material
- glass
- surge absorbing
- conductive
- state component
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Not-in-force
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01C—RESISTORS
- H01C7/00—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material
- H01C7/10—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material voltage responsive, i.e. varistors
- H01C7/12—Overvoltage protection resistors; Arresters
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01C—RESISTORS
- H01C7/00—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material
- H01C7/10—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material voltage responsive, i.e. varistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01C—RESISTORS
- H01C7/00—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material
- H01C7/10—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material voltage responsive, i.e. varistors
- H01C7/105—Varistor cores
Definitions
- the present invention relates to a surge absorbing material.
- surge absorbers or called varistors
- surge absorbers with good surge absorbing capability are widely used as components for providing protection against electrical overstress or surge of electronic components, electronic circuits or electronic equipment.
- inductance and capacitance are combined as a single SMD-type (surface mounting device) component to become an inductance-capacitance filter (LC filter) with filtering function; or, resistance and capacitance are combined as a single SMD-type component to become a resistance-capacitance filter (RC filter) with filtering function.
- LC filter inductance-capacitance filter
- RC filter resistance-capacitance filter
- WO 9821731 A1 discloses a low-temperature glass disposed between a surge absorber and a ceramic condenser to enhance the connection of the two materials.
- China Patent No. 1,858,995 discloses a varistor layer mainly composed of Zinc oxide with different additional elements to provide the material with functions of surge absorber and inductor, and then the two layers are combined by a laminating process and sintered together.
- KR 20020028279 shows a varistor-capacity multifunctional device based on SrCaTiO 3 .
- insulating layers with varying contents are disposed between two components.
- the present invention aims at providing a surge absorbing material for chip absorbers that has an extended range of functions and can be manufactured easily.
- the present invention provides a surge absorbing material with dual functions.
- a first-order, second-order or third-order dispersing method conductive or semiconductive particles of micron, submicron and nanometer size are wrapped in a suitable material of a glass phase, and then sintered to have good surge absorbing characteristic.
- the material of a glass phase is selected from materials with one of the characteristics among capacitance, inductance, voltage suppressor and thermistor
- the surge absorbing material becomes a material with dual functions having one of the characteristics among capacitance, inductance, voltage suppressor and thermistor in addition to surge absorbing characteristic, and the problem of separation and ineffectiveness occurred when two materials of different characteristics are sintered together into a single structure can be solved.
- the microcosmic compositions of a surge absorbing material 10 of the present invention include a high electrical resistance glass substrate 11 and micron conductive or semiconductive particles 12, submicron conductive or semiconductive particles 14 and nanometer conductive or semiconductive particles 16 uniformly distributed in the glass substrate 11.
- micron conductive or semiconductive particles 12 is larger than 0.1 ⁇ m
- the particle diameter of submicron conductive or semiconductive particles 14 is between 0.1 to 0.01 ⁇ m
- the nanometer particle diameter of conductive or semiconductive particles 16 is smaller than 0.01 ⁇ m.
- the conductive particle is selected from one or more of Pt, Pd, W, Au, Al, Ag, Ni, Cu, Fe and alloy thereof.
- the semiconductive particle is selected from one of ZnO, TiO 2 , SnO 2 , Si, Ge, SiC, Si-Ge alloy, InSb, GaAs, InP, GaP, ZnS, ZnSe, ZnTe, SrTiO 3 and BaTiO 3 .
- second-order dispersed submicron conductive or semiconductive particles 14 are uniformly distributed in first-order dispersed micron conductive or semiconductive particles 12; as shown in Fig. 3 , third-order dispersed nanometer conductive or semiconductive particles 16 are uniformly distributed in second-order dispersed submicron conductive or semiconductive particles 14.
- the microcosmic compositions of a surge absorbing material 10 include three kinds of low-resistance conductive or semiconductive particles 12, 14 and 16 with different particle diameters uniformly dispersed in the glass substrate 11, and such compositions provide the surge absorbing material 10 with the characteristic of surge absorber.
- the laminated chip surge absorber 20 is endurable to heat generated from electrostatic shocks and surge overstresses.
- second-order dispersed submicron conductive or semiconductive particles 14 and third-order dispersed nanometer conductive or semiconductive particles 16 are further contained in the ceramic layer 21, and the particle distances of nanometer conductive or semiconductive particles 16 are so small that a tunnel effect occurs when an abnormal electrical overstress is applied.
- laminated chip surge absorber 20 has good electrical overstress suppressing capability and electrostatic shock resistance, as well as a good lifespan.
- the surge absorbing material 10 has one of the characteristics among capacitance, inductance, voltage suppressor and thermistor in addition to surge absorbing characteristic by choosing the glass substrate 11 from one of a capacitance glass state component, an inductance glass state component, a voltage suppressor glass state component and a thermistor glass state component.
- the surge absorbing material 10 is a material with dual functions.
- the surge absorbing material 10 of the present invention has one of the characteristics among capacitance, inductance, voltage suppressor and thermistor in addition to surge absorbing characteristic.
- capacitance, inductance, voltage suppressor and thermistor in addition to surge absorbing characteristic.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- Thermistors And Varistors (AREA)
- Compositions Of Oxide Ceramics (AREA)
Description
- The present invention relates to a surge absorbing material.
- Surge or electrical overstress produced by a lightning strike, switching operation or damage of other component may disturb or damage electronic components or other sensitive electric equipment. Therefore, surge absorbers (or called varistors) with good surge absorbing capability are widely used as components for providing protection against electrical overstress or surge of electronic components, electronic circuits or electronic equipment.
- Moreover, it is a popular trend to combine two components of different functions as a single structure by a laminating process. For example, inductance and capacitance are combined as a single SMD-type (surface mounting device) component to become an inductance-capacitance filter (LC filter) with filtering function; or, resistance and capacitance are combined as a single SMD-type component to become a resistance-capacitance filter (RC filter) with filtering function.
- However, when two components of different functions are combined as a single structure by a laminating process, a residual stress is easily occurred between the two components because sintering temperatures and shrinkage rates of the two components are different, and then there are problems of separation and ineffectiveness occurred after the two components of different functions are sintered together into a single structure.
- For solving the problems mentioned above,
discloses a low-temperature glass disposed between a surge absorber and a ceramic condenser to enhance the connection of the two materials. China Patent No.WO 9821731 A1 1,858,995 discloses a varistor layer mainly composed of Zinc oxide with different additional elements to provide the material with functions of surge absorber and inductor, and then the two layers are combined by a laminating process and sintered together. shows a varistor-capacity multifunctional device based on SrCaTiO3.KR 20020028279 - In addition, in some researches, for improving the problem of bad electrical characteristics due to mutual diffusivity during the sintering process of two materials, insulating layers with varying contents are disposed between two components.
- However, although the methods mentioned above can produce components of multiple functions, the processes are relatively complicated. For instance, glass or an insulating layer with varying contents needs to be added into two materials of components to provide the components with electrical characteristics. Moreover, in such processes, two components requiring different sintering atmospheres cannot be sintered together, and thus the product cannot have good electrical characteristics.
- The present invention aims at providing a surge absorbing material for chip absorbers that has an extended range of functions and can be manufactured easily.
- This technical problem is solved by a surge absorbing material according to the independent claim.
- The present invention provides a surge absorbing material with dual functions. By a first-order, second-order or third-order dispersing method, conductive or semiconductive particles of micron, submicron and nanometer size are wrapped in a suitable material of a glass phase, and then sintered to have good surge absorbing characteristic. Furthermore, when the material of a glass phase is selected from materials with one of the characteristics among capacitance, inductance, voltage suppressor and thermistor, the surge absorbing material becomes a material with dual functions having one of the characteristics among capacitance, inductance, voltage suppressor and thermistor in addition to surge absorbing characteristic, and the problem of separation and ineffectiveness occurred when two materials of different characteristics are sintered together into a single structure can be solved.
- When such surge absorbing material of the present invention is used in producing laminated components, the problem of cofiring different materials as a single structure is not necessarily considered any more and the laminating process is relatively simple and easy.
-
-
Fig. 1 is a schematic view showing microcosmic compositions of a surge absorbing material according to one preferred embodiment of the present invention. -
Fig. 2 is an enlarged view of the A area inFig. 1 . -
Fig. 3 is an enlarged view of the B area inFig. 2 . -
Fig. 4 is a schematic view showing a laminated chip surge absorber. - As shown from
Fig. 1 to Fig. 3 , the microcosmic compositions of asurge absorbing material 10 of the present invention include a high electricalresistance glass substrate 11 and micron conductive orsemiconductive particles 12, submicron conductive orsemiconductive particles 14 and nanometer conductive orsemiconductive particles 16 uniformly distributed in theglass substrate 11. - The particle diameter of micron conductive or
semiconductive particles 12 is larger than 0.1 µm, the particle diameter of submicron conductive orsemiconductive particles 14 is between 0.1 to 0.01 µm, and the nanometer particle diameter of conductive orsemiconductive particles 16 is smaller than 0.01 µm. - The conductive particle is selected from one or more of Pt, Pd, W, Au, Al, Ag, Ni, Cu, Fe and alloy thereof.
- The semiconductive particle is selected from one of ZnO, TiO2, SnO2, Si, Ge, SiC, Si-Ge alloy, InSb, GaAs, InP, GaP, ZnS, ZnSe, ZnTe, SrTiO3 and BaTiO3.
- As shown in
Fig. 1 , thesurge absorbing material 10 of the present invention includesglass substrate 11 of 3∼60 wt% and micron conductive orsemiconductive particles 12 with particle diameter more than 0.1 µm of 40∼97 wt%, based on the total weight of thesurge absorbing material 10. - In addition, as shown in
Fig. 2 , in the microcosmic compositions of thesurge absorbing material 10, second-order dispersed submicron conductive orsemiconductive particles 14 are uniformly distributed in first-order dispersed micron conductive orsemiconductive particles 12; as shown inFig. 3 , third-order dispersed nanometer conductive orsemiconductive particles 16 are uniformly distributed in second-order dispersed submicron conductive orsemiconductive particles 14. - Therefore, the microcosmic compositions of a
surge absorbing material 10 include three kinds of low-resistance conductive or 12, 14 and 16 with different particle diameters uniformly dispersed in thesemiconductive particles glass substrate 11, and such compositions provide thesurge absorbing material 10 with the characteristic of surge absorber. - As shown in
Fig. 4 , when aceramic layer 21 of a laminated chip surge absorber 20 is made by thesurge absorbing material 10 according to the present invention, because theceramic layer 21 is made of heat-resisting glass material and there are micron conductive orsemiconductive particles 12 and submicron conductive orsemiconductive particles 14 distributed in the microcosmic compositions of theceramic layer 21, the laminated chip surge absorber 20 is endurable to heat generated from electrostatic shocks and surge overstresses. - Most of all, second-order dispersed submicron conductive or
semiconductive particles 14 and third-order dispersed nanometer conductive orsemiconductive particles 16 are further contained in theceramic layer 21, and the particle distances of nanometer conductive orsemiconductive particles 16 are so small that a tunnel effect occurs when an abnormal electrical overstress is applied. Thus, laminated chip surge absorber 20 has good electrical overstress suppressing capability and electrostatic shock resistance, as well as a good lifespan. - In sum, the
surge absorbing material 10 has one of the characteristics among capacitance, inductance, voltage suppressor and thermistor in addition to surge absorbing characteristic by choosing theglass substrate 11 from one of a capacitance glass state component, an inductance glass state component, a voltage suppressor glass state component and a thermistor glass state component. In other words, thesurge absorbing material 10 is a material with dual functions. - A method for producing the
surge absorbing material 10 according to the preferred embodiment of the present invention includes following steps: - (1) Selecting suitable glass phase compositions to provide the
glass substrate 11 of thesurge absorbing material 10 with one of the characteristics among capacitance, inductance, voltage suppressor and thermistor, and using a sol-gel process to produce a solution of the glass phase composition.
When theglass substrate 11 is the capacitance glass state composition, theglass substrate 11 can be selected from silicate glass, aluminosilicate glass, borate glass and phosphate glass with general capacitance characteristics and BaTiO3, SrTiO3, CaTiO3 and TiO2 with high dielectric constants.
When theglass substrate 11 is the inductance glass state composition, theglass substrate 11 can be selected from a series of Ni-Zn or Ni-Cu-Zn inductance material of general inductance characteristics, or a LTCC material with high frequency inductance characteristics.
When theglass substrate 11 is the voltage suppressor glass state composition, theglass substrate 11 can be an electrical overstress suppressing material such as BaTiO3, PZT and PLZT.
When theglass substrate 11 is the thermistor glass state composition, theglass substrate 11 can be a thermistor material with general thermistor characteristics such as a Mn-Ni or Mn-Co-Ni system with NTC characteristic or a V-P-Fe system with CTR characteristic. - (2) Dispersing metal or semiconductive particles of nanometer size uniformly into the glass solution in step (1).
The nanometer particles have particle diameters smaller than 0.01 µm, and can be metal conductive particles comprising Pt, Pd, Au, Ag, Ni, Cu and so on, or semiconductive particles comprising SiC, ZnO, TiO2, SnO2, SrTiO3, BaTiO3 and so on. - (3) Dispersing conductive or semiconductive particles of submicron size uniformly into the solution having metal or semiconductive particles of nanometer dispersed therein in step (2).
- (4) Dispersing conductive or semiconductive particles of micron size uniformly into the solution having submicron and nanometer metal or semiconductive particles dispersed therein in step (3).
- (5) Dying and calcining the solution after step (4) at a suitable temperature (lower than 1000°C) and then milling it into a composite material to become the
surge absorbing material 10 according to the preferred embodiment of the present invention. - The
surge absorbing material 10 of the present invention has one of the characteristics among capacitance, inductance, voltage suppressor and thermistor in addition to surge absorbing characteristic. Thus, when producing various components from thesurge absorbing material 10, which characteristic between capacitance, inductance, voltage suppressor and thermistor in addition to surge absorbing characteristic is to be provided on the component should be considered. - For instance, when the
surge absorbing material 10 is a material having inductance characteristic in addition to surge absorbing characteristic, thesurge absorbing material 10 may be produced as a surge absorber or a filtering component with both electromagnetic wave disturbance (EMI) preventing capability and electrostatic discharge (ESD) preventing capability. Moreover, the material of such filtering component has good surge and electrostatic absorbing capability, and the material retains original characteristics after multiple times of surge and electrostatic shocks.
Claims (7)
- A surge absorbing material provided with one of the characteristics among a capacitance, an inductance, a voltage suppressor and a thermistor as well as a characteristic of a surge absorber, characterized in that it comprises a high electrical resistance glass substrate (11) from about 3% to about 60% by weight of the surge absorbing material; one kind of micron conductive or semiconductive particles (12) having a particle diameter larger than 0.1 µm in an amount from about 40% to about 97% by weight of the surge absorbing material, and uniformly distributed in the glass substrate, a second kind of submicron conductive or semiconductive particles (14) having a particle diameter between 0.1 to 0.01 µm and distributed in the glass substrate and in between the micron conductive or semiconductive particles; and a third kind of nanometer conductive or semiconductive particles (16) having a particle diameter smaller than 0.01 µm and distributed in the glass substrate and in between the submicron conductive or semiconductive particles, and wherein the glass substrate is selected from the group consisting of a capacitance glass state component, an inductance glass state component, a voltage suppressor glass state component and a thermistor glass state component.
- The surge absorbing material as defined in claim 1, wherein the capacitance glass state component comprises silicate glass, aluminosilicate glass, borate glass and phosphate glass with capacitance characteristics and BaTiO3, SrTiO3, CaTiO3 and TiO2.
- The surge absorbing material as defined in claim 1, wherein the inductance glass state component comprises a series of Ni-Zn, Ni-Cu-Zn inductance material of inductance characteristics, and a LTCC material.
- The surge absorbing material as defined in claim 1, wherein the voltage suppressor glass state component comprises BaTiO3, PZT and PLZT with electrical overstress suppressing characteristics.
- The surge absorbing material as defined in claim 1, wherein the thermistor glass state component comprises a Mn-Ni, a Mn-Co-Ni system with NTC characteristic and a V-P-Fe system with CTR characteristic.
- The surge absorbing material as defined in claim 1, wherein the conductive particle is selected from the group consisting of one or more of Pt, Pd, W, Au, Al, Ag, Ni, Cu and alloy thereof
- The surge absorbing material as defined in claim 1, wherein the semiconductive particle is selected from the group consisting of one or more of ZnO, TiO2, Sn02, Si, Ge, SiC, Si-Ge alloy, InSb, GaAs, InP, GaP, ZnS, ZnSe, ZnTe, SrTiO3 and BaTiO3.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| EP20070108466 EP1993109B1 (en) | 2007-05-18 | 2007-05-18 | Surge absorbing material with a further electrical function |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| EP20070108466 EP1993109B1 (en) | 2007-05-18 | 2007-05-18 | Surge absorbing material with a further electrical function |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| EP1993109A1 EP1993109A1 (en) | 2008-11-19 |
| EP1993109B1 true EP1993109B1 (en) | 2014-06-04 |
Family
ID=38632903
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| EP20070108466 Not-in-force EP1993109B1 (en) | 2007-05-18 | 2007-05-18 | Surge absorbing material with a further electrical function |
Country Status (1)
| Country | Link |
|---|---|
| EP (1) | EP1993109B1 (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103971866B (en) * | 2014-05-20 | 2017-04-12 | 立昌先进科技股份有限公司 | A rheostat with filtering structure |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4726991A (en) * | 1986-07-10 | 1988-02-23 | Eos Technologies Inc. | Electrical overstress protection material and process |
| KR100371056B1 (en) * | 2000-10-09 | 2003-02-06 | 한국과학기술연구원 | Fabrication method of SrTiO3 SMD-type varistor-capacitor multifunctional device |
| DE602004015567D1 (en) * | 2004-04-06 | 2008-09-18 | Abb Research Ltd | Electrical nonlinear material for high and medium voltage applications |
-
2007
- 2007-05-18 EP EP20070108466 patent/EP1993109B1/en not_active Not-in-force
Also Published As
| Publication number | Publication date |
|---|---|
| EP1993109A1 (en) | 2008-11-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP2242154B1 (en) | Esd protection device | |
| KR101439398B1 (en) | Process for producing esd protection device, and esd protection device | |
| US9159467B2 (en) | Dielectric ceramic composition, electronic element, and composite electric element | |
| KR101411519B1 (en) | Voltage non-linear resistance ceramic composition and voltage non-linear resistance element | |
| KR102084737B1 (en) | Method of manufacturing a complex component and the complex component manufactured by the same and electronic device having the same | |
| EP2357709B1 (en) | Esd protection device | |
| US20120236450A1 (en) | Esd protection device and method for producing the same | |
| CN104396103B (en) | Electrostatic protection element and manufacture method thereof | |
| US8331073B2 (en) | Electromagnetic pulse protection circuit having wave filtering capability | |
| JP4571164B2 (en) | Ceramic materials used for protection against electrical overstress and low capacitance multilayer chip varistors using the same | |
| EP1993109A1 (en) | Surge absorbing material with a further electrical function | |
| JP4750150B2 (en) | Surge absorber with dual function | |
| US20080286582A1 (en) | Surge absorbing material with dual functions | |
| US8313672B2 (en) | Process for producing surge absorbing material with dual functions | |
| KR100907094B1 (en) | Surge absorber with dual function | |
| KR102053356B1 (en) | Method of manufacturing a complex component and the complex component manufactured by the same and electronic device having the same | |
| CN100585755C (en) | Shock wave absorbing material with dual functions | |
| WO2011149989A1 (en) | Circuit elements comprising ferroic materials | |
| US9814124B2 (en) | Surge protection device, method for manufacturing the same, and electronic component including the same | |
| KR100217012B1 (en) | Method of producing ceramic component | |
| TWI330870B (en) | The compositions of varistor having ultralow capacitance | |
| TWI425531B (en) | Low capacitance multilayer chip vaistor with differenct glass composition formed on ceramic body | |
| US10706994B2 (en) | Varistor | |
| US20160105947A1 (en) | Esd protection device | |
| KR100967696B1 (en) | Electrostatic discharge prevention device of high speed data communication line and manufacturing method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
| AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC MT NL PL PT RO SE SI SK TR |
|
| AX | Request for extension of the european patent |
Extension state: AL BA HR MK RS |
|
| 17P | Request for examination filed |
Effective date: 20090519 |
|
| AKX | Designation fees paid |
Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC MT NL PL PT RO SE SI SK TR |
|
| 17Q | First examination report despatched |
Effective date: 20090625 |
|
| GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
| INTG | Intention to grant announced |
Effective date: 20140107 |
|
| RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: SFI ELECTRONICS TECHNOLOGY INC. |
|
| GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
| GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
| AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC MT NL PL PT RO SE SI SK TR |
|
| REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
| REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP |
|
| REG | Reference to a national code |
Ref country code: AT Ref legal event code: REF Ref document number: 671474 Country of ref document: AT Kind code of ref document: T Effective date: 20140615 |
|
| REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D |
|
| REG | Reference to a national code |
Ref country code: DE Ref legal event code: R096 Ref document number: 602007036964 Country of ref document: DE Effective date: 20140717 |
|
| REG | Reference to a national code |
Ref country code: AT Ref legal event code: MK05 Ref document number: 671474 Country of ref document: AT Kind code of ref document: T Effective date: 20140604 |
|
| REG | Reference to a national code |
Ref country code: NL Ref legal event code: VDEP Effective date: 20140604 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140905 Ref country code: FI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140604 Ref country code: CY Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140604 Ref country code: LT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140604 |
|
| REG | Reference to a national code |
Ref country code: LT Ref legal event code: MG4D |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LV Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140604 Ref country code: AT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140604 Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140604 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: RO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140604 Ref country code: CZ Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140604 Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20141006 Ref country code: ES Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140604 Ref country code: SK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140604 Ref country code: EE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140604 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: PL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140604 Ref country code: IS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20141004 Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140604 |
|
| REG | Reference to a national code |
Ref country code: DE Ref legal event code: R097 Ref document number: 602007036964 Country of ref document: DE |
|
| PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140604 |
|
| 26N | No opposition filed |
Effective date: 20150305 |
|
| REG | Reference to a national code |
Ref country code: DE Ref legal event code: R097 Ref document number: 602007036964 Country of ref document: DE Effective date: 20150305 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: BE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140604 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140604 |
|
| REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20150531 Ref country code: LI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20150531 Ref country code: LU Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20150518 Ref country code: MC Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140604 |
|
| REG | Reference to a national code |
Ref country code: IE Ref legal event code: MM4A |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20150518 |
|
| REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 10 |
|
| PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20160523 Year of fee payment: 10 Ref country code: IT Payment date: 20160524 Year of fee payment: 10 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140604 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: BG Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140604 Ref country code: HU Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO Effective date: 20070518 |
|
| PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20170531 Year of fee payment: 11 Ref country code: GB Payment date: 20170524 Year of fee payment: 11 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: TR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140604 |
|
| REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST Effective date: 20180131 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20170531 Ref country code: IT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20170518 |
|
| REG | Reference to a national code |
Ref country code: DE Ref legal event code: R119 Ref document number: 602007036964 Country of ref document: DE |
|
| GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20180518 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20181201 Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20180518 |