EP1949359A1 - Schaltung zur erzeugung einer veränderbaren vorspannung für eine lcd-anzeigeeinheit - Google Patents
Schaltung zur erzeugung einer veränderbaren vorspannung für eine lcd-anzeigeeinheitInfo
- Publication number
- EP1949359A1 EP1949359A1 EP06763925A EP06763925A EP1949359A1 EP 1949359 A1 EP1949359 A1 EP 1949359A1 EP 06763925 A EP06763925 A EP 06763925A EP 06763925 A EP06763925 A EP 06763925A EP 1949359 A1 EP1949359 A1 EP 1949359A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- switching element
- circuit
- switching
- voltage source
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3696—Generation of voltages supplied to electrode drivers
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/06—Adjustment of display parameters
- G09G2320/066—Adjustment of display parameters for control of contrast
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
- G09G2330/02—Details of power systems and of start or stop of display operation
Definitions
- the invention relates to a circuit for generating a variable bias voltage, in particular for an LCD display unit, the circuit being connected on the input side to a positive DC voltage source and to a ground potential, having an output connection to which the LCD display unit can be connected and comprising a first controllable switching element , which is connected to the positive DC voltage source with a first switching contact via a first resistor. Furthermore, the invention relates to a method for operating the circuit.
- LCD liquid crystal display
- corresponding voltage generation circuits generally comprise means for varying the bias voltage and thus for adjusting the contrast.
- an inverse converter circuit is specified, a digital-to-analog converter with adjustable output voltage being used instead of a potentiometer to adjust the bias voltage.
- the circuit comprises a resistor, the value of which determines the maximum output voltage.
- the output voltage is adjusted via the digital-to-analog converter by specifying a digital variable.
- the object of the invention is therefore to provide a simple circuit for generating a variable bias, in particular for an LCD display unit.
- the output of a pulse width modulation controller is connected to the control contact of the first switching element, a second switching contact of the first switching element is connected to a negative DC voltage source via a second resistor,
- An impedance converter circuit is provided, which is connected on the input side to the second switching contact of the first switching element and the negative DC voltage source and is connected on the output side to the output connection.
- the object is achieved by a method for operating the circuit, the first switching element being switched on and off by means of a pulse-width-modulated control signal, and the value of the negative bias voltage being determined by the ratio between the on and off duration of the first switching element.
- This circuit and this method for operating the circuit uses a negative DC voltage source, which is available within an overall device circuit, in order to easily convert it into a variable negative
- the impedance converter circuit To generate supply voltage, for example for an LCD display.
- the impedance converter circuit also ensures that sufficient current is available regardless of the impedance of a connected consumer unit. The effects of the impedance of a connected consumer unit are therefore minimized.
- the pulse width modulation controller is given a digital signal, for example by means of a microcomputer, which is proportional to the duty cycle of the
- Pulse width modulation signal is.
- the bias voltage at the output connection is thus easily adjustable.
- the input unit for the microcomputer can be arranged separately from the circuit for generating the variable bias.
- the circuit is advantageously designed such that the impedance converter circuit comprises a second and a third switching element, the control contacts of these switching elements are connected to the second switching contact of the first switching element, the second switching element is connected to the ground potential with a first switching contact and to the output connection with a second switching contact is switched on and the third switching element is connected with a first switching contact to the output connection and with a second switching contact to the negative direct voltage source.
- This circuit variant has a simple structure with few components, which enables an inexpensive implementation.
- a capacitor is provided which is connected to the output of the impedance converter circuit with a connection via a third resistor and to the ground potential with a second connection.
- the capacitor is used to smooth the output voltage. This is particularly beneficial when the pulse width modulated control signal has a low frequency (e.g. less than 20Hz). With LCD display units as consumers, this results in a constant, non-fluctuating contrast strength.
- the output of the impedance converter circuit is connected to the negative DC voltage source via a fourth resistor.
- the capacitor can be precharged via this fourth resistor, which enables fine trimming of the circuit.
- the switching elements are bipolar
- Transistors formed. These semiconductor switches are cheap and reliable. For the method for operating the circuit, it is advantageous if, when the first switching element is switched on, the second switching element is switched on and the third switching element is switched off, and if the first switching element is switched off, the second switching element is switched off and the third switching element is switched on.
- the first and third switching elements can then be of identical construction and the second switching element can be designed with a different polarity, so that the second and third switching elements work as an impedance converter.
- Fig. 1 basic circuit for generating a bias voltage.
- Fig. 2 extended basic circuit with capacitor
- Basic circuit shown for generating a variable bias It is a digital inverter with level shifter.
- the circuit is connected with a first connection to a positive DC voltage source U + (eg + 5V).
- Another connection is connected to a negative DC voltage source U- (eg -4V).
- the two connections are connected to one another via a first switching element S1 such that a first resistor R1 is arranged between the first switching element S1 and a positive DC voltage source U + and a second resistor R2 is arranged between the first switching element S1 and a negative DC voltage source U-.
- the first switching element S1 is advantageously designed as a bipolar PNP transistor, the emitter being connected via the first resistor R1 to the positive DC voltage source U + and the collector being connected to the negative DC voltage source U- via the second resistor R2.
- the two resistors thus form a voltage divider, the ratio between the first and second resistor R1, R2 having an effect on the current flow.
- the second resistor R2 is advantageously 0.5 times higher than the first resistor R1.
- the control contact of the first switching element S1 is connected to the output of a pulse width modulation controller PWM.
- Pulse width modulation signal the ratio between the on and off time of the first switching element S1 is varied.
- the collector of the first switching element S1 is connected to the output connection U LCD via an impedance converter circuit.
- the negative bias voltage at the output connection U LCD can then be changed by means of pulse width modulation control PWM, so that, for example, the contrast of an LCD display unit connected to the output connection U LCD can be varied.
- the bias voltage at the output connection U LCD is proportional to the pulse duty factor of the pulse width modulation signal.
- the microcomputer can use a suitable interface with suitable transmission devices (e.g. network connection) to assign a value from a predefined scale
- This value is converted into a pulse width modulation signal using a microcomputer.
- the conversion takes place, for example, by means of a feedback so-called 3-bit adder, the carry signal on
- the impedance converter circuit comprises, for example, a second switching element S2 in the form of an NPN transistor and a third switching element S3 in the form of a PNP transistor. Both basic connections are connected to the collector of the first switching element S1. The emitters of the second and third switching elements S2 and S3 are connected to one another, this emitter connection in turn being connected to the output connection U LCD .
- the collector of the second switching element S2 is connected to a ground potential M, for example, and the collector of the third switching element S3 is connected to the negative DC voltage source U-.
- the collector of the second switching element S2 does not have to be connected to a ground potential M, but a negative or positive voltage can also be present, depending on which output voltages are to be reached.
- the circuit causes the digital pulse width modulation signal generated by a microcomputer with an upper level (high) equal to, for example, 5V and a lower level (low) equal to, for example, OV into a digital signal at the output terminal U LCD with an upper level (high) approximately equal to OV and a lower level (low) equal to the value of the negative DC voltage source U minus the base-emitter voltage of the third switching element S3 is converted.
- the voltage of the positive DC voltage source U + must be selected so that the upper level (high) of the
- Pulse width modulation signal brings the first switching element S1 to lock. If the upper level (high) of the pulse width modulation signal is 5V, for example, then the voltage of the positive DC voltage source must also be approximately equal to 5V. Thus, the switching element S1 blocks when the pulse width modulation signal reaches the upper level (high).
- FIG. 2 shows a circuit variant which permits further adaptations to the DC voltage sources U + and U- and the pulse width modulation control PWM.
- a capacitor C is connected between the emitter connection of the second and third switching elements S2, S3 and the output connection U LCD against the ground potential.
- a third resistor R3 is arranged between the capacitor C and the emitter connection.
- the capacitor C smoothes the voltage at the output connection U LCD , which otherwise fluctuates in time with the pulse width modulation signal.
- the capacitance of this capacitor C depends on the clock frequency of the pulse width modulation control PWM and the requirements of a connected consumer unit. At clock frequencies above 60 Hz, for example, LCD display devices can also be supplied without this capacitor C without an observer noticing a flickering of the display. A contrast fluctuation can be achieved without the
- Capacitor C can also be caused by a beat, which can arise from the difference frequency between the pulse width modulation switching frequency and an operating frequency of a connected consumer unit (e.g. LDC display unit).
- a beat can arise from the difference frequency between the pulse width modulation switching frequency and an operating frequency of a connected consumer unit (e.g. LDC display unit).
- connection between the third resistor R3 and capacitor C is connected to the negative DC voltage source U- via a fourth resistor R4.
- This additional arrangement is used for fine-tuning the circuit and for pre-charging the capacitor C.
- the circuit has the following exemplary mode of operation:
- the pulse width modulation signal is designed as a square-wave signal between the ground potential M as the lower level (low) and the voltage value of the positive direct voltage source U + as the upper level (high).
- the duty cycle determines the on and off time of the first switching element S1 during a period.
- the first switching element S1 designed as a PNP transistor conducts.
- a voltage is established at the collector of the first switching element S1, which voltage is determined by the voltage divider formed from the first and second resistors R1 and R2.
- the switching elements S2 and S3 work as emitter followers, which as NPN
- the second switching element S2 designed as a transistor conducts and blocks the third switching element S3 designed as a PNP transistor.
- the capacitor C is discharged through the third resistor R3.
- the pulse width modulation signal assumes the upper level (high)
- the first switching element S1 blocks.
- the voltage of the negative DC voltage source U- is then approximately present at the collector of the first switching element S1.
- the second switching element S2 blocks and the third switching element S3 conducts.
- the capacitor C is charged via the third resistor R3.
- the pulse width modulation signal returns to the low level (low) and the next cycle begins.
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Liquid Crystal Display Device Control (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Auxiliary Devices For Machine Tools (AREA)
- Liquid Crystal (AREA)
- Spinning Or Twisting Of Yarns (AREA)
Description
Claims
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102005055149A DE102005055149A1 (de) | 2005-11-18 | 2005-11-18 | Schaltung zur Erzeugung einer veränderbaren Vorspannung und Verfahren zum Betreiben der Schaltung |
PCT/EP2006/063629 WO2007057236A1 (de) | 2005-11-18 | 2006-06-28 | Schaltung zur erzeugung einer veränderbaren vorspannung für eine lcd-anzeigeeinheit |
Publications (2)
Publication Number | Publication Date |
---|---|
EP1949359A1 true EP1949359A1 (de) | 2008-07-30 |
EP1949359B1 EP1949359B1 (de) | 2010-03-17 |
Family
ID=36963166
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP06763925A Not-in-force EP1949359B1 (de) | 2005-11-18 | 2006-06-28 | Schaltung zur erzeugung einer veränderbaren vorspannung für eine lcd-anzeigeeinheit |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP1949359B1 (de) |
AT (1) | ATE461512T1 (de) |
DE (2) | DE102005055149A1 (de) |
WO (1) | WO2007057236A1 (de) |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5283477A (en) * | 1989-08-31 | 1994-02-01 | Sharp Kabushiki Kaisha | Common driver circuit |
JPH0659641A (ja) * | 1992-08-07 | 1994-03-04 | Kokusai Electric Co Ltd | Lcdコントラスト制御回路及びその制御方式 |
JP3324819B2 (ja) * | 1993-03-03 | 2002-09-17 | 三菱電機株式会社 | 半導体集積回路装置 |
JPH07135625A (ja) * | 1993-11-10 | 1995-05-23 | Fujitsu Ltd | 液晶表示装置のコントラスト調整回路 |
DE10147504A1 (de) * | 2001-09-26 | 2003-04-10 | Siemens Ag | Beleuchtungssteuerung |
-
2005
- 2005-11-18 DE DE102005055149A patent/DE102005055149A1/de not_active Ceased
-
2006
- 2006-06-28 AT AT06763925T patent/ATE461512T1/de active
- 2006-06-28 EP EP06763925A patent/EP1949359B1/de not_active Not-in-force
- 2006-06-28 WO PCT/EP2006/063629 patent/WO2007057236A1/de active Application Filing
- 2006-06-28 DE DE502006006471T patent/DE502006006471D1/de active Active
Non-Patent Citations (1)
Title |
---|
See references of WO2007057236A1 * |
Also Published As
Publication number | Publication date |
---|---|
DE502006006471D1 (de) | 2010-04-29 |
ATE461512T1 (de) | 2010-04-15 |
WO2007057236A1 (de) | 2007-05-24 |
DE102005055149A1 (de) | 2007-05-31 |
EP1949359B1 (de) | 2010-03-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3852610T2 (de) | Treiberschaltung. | |
DE60302198T2 (de) | Elektronisches Vorschaltgerät | |
DE102007015568A1 (de) | Gleichstrom/Gleichstrom-Wandler vom Typ mit Multiausgang | |
DE102005002570A1 (de) | Ansteuerschaltung für zwei Schaltwandlerstufen eines Spannungswandlers | |
DE60022836T2 (de) | Drehzahlregelkreis für einen Gleichstrom-Motor | |
DE10223996B4 (de) | Referenzspannungsschaltung und Verfahren zum Erzeugen einer Referenzspannung | |
DE102004010167B4 (de) | Fernsehgerät und Kaltkathodenröhren-Dimmer | |
DE602004002648T2 (de) | Entladungslampe-Beleuchtungsvorrichtung | |
DE69728134T2 (de) | Steuerschaltung für die Strom-Schalt-Flanken eines Leistungstransistors | |
DE102007002914A1 (de) | Schaltung zur Anpassung des Lampenstroms einer Anzahl von kaltkathodischen Fluoreszenzlampen | |
EP1949359B1 (de) | Schaltung zur erzeugung einer veränderbaren vorspannung für eine lcd-anzeigeeinheit | |
EP0734009B1 (de) | Schaltung zur Erzeugung einer einstellbaren Ausgangsgleichspannung mit einem über einer Eingangsspannung liegenden Wert, insbesondere zur Verwendung bei der Bereitstellung von Kontrastspannungen für Flüssigkristallanzeigen | |
DE102009026612A1 (de) | Ansteuerung eines Verbrauchers mit einem Rauschsignal | |
DE102011080110B4 (de) | Verfahren zum Erzeugen eines Taktsignals | |
DE102009014509B4 (de) | Elektronische Vorrichtung und Verfahren zur Ansteuerung einer Anzeige | |
EP1205021A1 (de) | Verfahren zur regelung eines schaltnetzteiles und schaltnetzteil | |
DE102023211309B3 (de) | Schaltungsanordnung zum Ansteuern einer mit einer Wechselspannung zu betreibenden großflächigen kapazitiven Last und Verfahren zum Betreiben einer solchen Schaltungsanordnung | |
DE112005002201T5 (de) | Transformatorantrieb und Transformatorantriebsverfahren | |
DE102009014508B4 (de) | Elektronische Vorrichtung und Verfahren zur Ansteuerung einer Anzeige | |
DE10014383A1 (de) | Entmagnetisierungsschaltung | |
EP0744820B1 (de) | Schaltungsanordnung zum Speisen einer Last | |
DE102010006634B4 (de) | Verfahren und Vorrichtung zum Umwandeln eines digitalen Eingangssignals in ein analoges Ausgangssignal | |
DE102004062728B3 (de) | Elektrische/elektronische Schaltungsanordnung | |
DE102010001154A1 (de) | Vorrichtung und Verfahren zur Erzeugung eines Stromimpulses | |
EP3884893B1 (de) | Medizingerät mit einem betriebssicheren netzteil |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20080421 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR |
|
17Q | First examination report despatched |
Effective date: 20080829 |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
DAX | Request for extension of the european patent (deleted) | ||
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D Free format text: NOT ENGLISH |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP |
|
RAP2 | Party data changed (patent owner data changed or rights of a patent transferred) |
Owner name: SIEMENS AKTIENGESELLSCHAFT |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D |
|
REF | Corresponds to: |
Ref document number: 502006006471 Country of ref document: DE Date of ref document: 20100429 Kind code of ref document: P |
|
REG | Reference to a national code |
Ref country code: NL Ref legal event code: VDEP Effective date: 20100317 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20100317 |
|
LTIE | Lt: invalidation of european patent or patent extension |
Effective date: 20100317 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20100317 Ref country code: SI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20100317 Ref country code: PL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20100317 Ref country code: LV Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20100317 |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FD4D |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: ES Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20100628 Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20100317 Ref country code: RO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20100317 Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20100317 Ref country code: CY Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20100317 Ref country code: EE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20100317 Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20100618 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: BG Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20100617 Ref country code: SK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20100317 Ref country code: IS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20100717 Ref country code: CZ Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20100317 |
|
BERE | Be: lapsed |
Owner name: SIEMENS A.G. OSTERREICH Effective date: 20100630 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20100719 Ref country code: IE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20100317 Ref country code: MC Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20100630 Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20100317 |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
26N | No opposition filed |
Effective date: 20101220 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20100628 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST Effective date: 20110228 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20100317 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20100630 Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20100630 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20100630 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: BE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20100630 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20100628 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20100628 Ref country code: HU Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20100918 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: TR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20100317 |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: MM01 Ref document number: 461512 Country of ref document: AT Kind code of ref document: T Effective date: 20110628 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: AT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20110628 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20150821 Year of fee payment: 10 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R119 Ref document number: 502006006471 Country of ref document: DE |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20170103 |