EP1894299A1 - Integrated relaxation voltage controlled oscillator and method of voltage controlled oscillation - Google Patents

Integrated relaxation voltage controlled oscillator and method of voltage controlled oscillation

Info

Publication number
EP1894299A1
EP1894299A1 EP05760643A EP05760643A EP1894299A1 EP 1894299 A1 EP1894299 A1 EP 1894299A1 EP 05760643 A EP05760643 A EP 05760643A EP 05760643 A EP05760643 A EP 05760643A EP 1894299 A1 EP1894299 A1 EP 1894299A1
Authority
EP
European Patent Office
Prior art keywords
switch
terminal
coupled
input
current
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP05760643A
Other languages
German (de)
French (fr)
Inventor
Liviu Chiaburu
Robert Dixon
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
Freescale Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Freescale Semiconductor Inc filed Critical Freescale Semiconductor Inc
Publication of EP1894299A1 publication Critical patent/EP1894299A1/en
Withdrawn legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/03—Astable circuits
    • H03K3/0315—Ring oscillators
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • H03K3/011—Modifications of generator to compensate for variations in physical values, e.g. voltage, temperature

Definitions

  • the first switch is configured to couple the second drain terminal to the third reference potential when the second switch decouples the first terminal of the second switch from the second terminal of the second switch, and decouple the second drain terminal from the third reference potential when the second switch couples the first terminal of the second switch with the second terminal of the second switch.
  • the reference current generating step comprises converting a first reference voltage to the reference current via a current mirror.
  • the reference current has a frequency based on a predetermined time reference, and the clock signal generating step comprises periodically charging/discharging the second capacitance at the frequency of the reference current.
  • the clock signal generating step comprises generating the clock signal based on the second capacitance (Cx), a first reference voltage (V I N), and the reference current (IR E F)-
  • the clock signal generating step comprises generating the clock signal having the period (T) such that
  • T I X (T 0 Z VREF) X (CX Z CY) Z IREF .

Abstract

Method and apparatus are provided for integrated relaxation voltage controlled oscillation. An oscillation circuit for transmitting a clock signal is provided comprising a current source (12) having a first input configured to receive a first reference potential and having a second input configured to receive a signal having a pre-determined period, and a voltage controlled oscillator (VCO) (14) coupled to the current source. The current source comprises a first capacitance (CY) and is configured to generate a reference current directly proportional to the first capacitance. The VCO has an input configured to receive the reference current. The VCO comprises a second capacitance (CX) and is configured to generate the clock signal having a period directly proportional to a ratio of the second capacitance to the first capacitance.

Description

INTEGRATED RELAXATION VOLTAGE CONTROLLED OSCILLATOR AND METHOD OF VOLTAGE CONTROLLED OSCILLATION
FIELD OF THE INVENTION
[0001] The present invention generally relates to oscillators, and more particularly relates to oscillation circuits and methods for generating a clock signal having an oscillation frequency with increased reliability.
BACKGROUND OF THE INVENTION
[0002] Oscillators are widely used to generate periodic waveforms (e.g., waveforms occurring at a frequency of oscillation) for a variety of applications. The frequency of oscillation for an oscillator circuit is typically a function of an oscillator capacitor utilized therein, and the performance of this oscillator capacitor may be influenced by the manufacturing process and by environmental temperatures. For example, a capacitor may have variations in performance due to variations in physical dimensions that may have occurred during fabrication.
[0003] One approach to compensate for possible process variations of the oscillator capacitor is to use a Resistor-Capacitor (RC) oscillator. The RC oscillator achieves process compensation using a voltage divider in a current generator circuit that tracks the process variations of the RC oscillator. A similar approach to process compensation is used in a Voltage Controlled Oscillator (VCO) having circuitry that tracks the difference between a stable and process independent current and a current that varies with the process. Each of these approaches typically assumes that different components are affected by the process in a similar manner. In actuality, different components generally have process variations that poorly track one another, and thus any conventional process compensation is available for a limited and narrow frequency range.
[0004] To expand the frequency range of process compensation in these approaches, a digital phase locked loop has been used to generate a range of frequencies. In practice, the operating frequency range of the VCO is typically larger than the expanded frequency range due to process-related variations of the oscillator capacitor. To account for such larger operating frequency range, the digital-to-analog converter of the digital phase locked loop operates with a greater voltage range having increased voltage steps, and the increased voltage steps reduce the accuracy of any generated frequency from the VCO. To further address this reduced accuracy, the resolution of the digital-to-analog converter may be increased using a more complex circuit design that occupies a greater area and operates with greater power consumption.
[0005] Accordingly, an oscillator circuit is desired having low sensitivity to process variations and temperature. Li addition, a method of voltage controlled oscillation is desired having low sensitivity to process variations and temperature. Furthermore, other desirable features and characteristics of the present invention will become apparent from the subsequent detailed description of the invention and the appended claims, taken in conjunction with the accompanying drawings and this background of the invention.
BRIEF DESCRIPTION OF THE DRAWINGS
[0006] The present invention will hereinafter be described in conjunction with the following drawing figures, wherein like numerals denote like elements, and
[0007] FIG. 1 is a schematic diagram of an integrated relaxation voltage controlled oscillator in accordance with an exemplary embodiment of the present invention;
[0008] FIG. 2 is a circuit diagram of the current generator shown in FIG. 1;
[0009] FIG. 3 illustrates waveforms useful in explaining the operation of the current generator shown in FIGS. 1 and 2;
[0010] FIG. 4 is a circuit diagram of the voltage controlled oscillator shown in FIG. 1 ; and
[0011] FIG. 5 is a flow diagram of an exemplary embodiment of a method of voltage controlled oscillation in accordance with the present invention. DETAILED DESCRIPTION
[0012] The following detailed description of the invention is merely exemplary in nature and is not intended to limit the invention or the application and uses of the invention. Furthermore, there is no intention to be bound by any theory presented in the preceding background of the invention or the following detailed description.
[0013] Referring to the drawings, FIG. 1 is a schematic diagram of an integrated relaxation voltage controlled oscillator 10 in accordance with an exemplary embodiment of the present invention. The integrated relaxation voltage controlled oscillator 10 comprises a dynamic current generator 12 having first and second inputs, and a voltage controlled oscillator (VCO) 14 having a first input coupled to an output of dynamic current generator 12. The first input of dynamic current generator 12 is configured to receive a first reference potential (e.g., a bandgap voltage) (VREF), and the second input of dynamic current generator 12 is configured to receive a signal having a pre-determined period (To) or frequency (e.g., a clock signal). Dynamic current generator 12 comprises a capacitance (Cy) and is configured to generate a reference current (IREF) based on capacitance (Cy), predetermined period (T0), and first reference potential (VREF) and having the relationship
IREF = (CY/ T0) X VREF .
VCO 14 is configured to receive the reference current (IREF) from dynamic current generator 12 via the first input and receive a second reference potential (VIN) via a second input of VCO 14. VCO 14 comprises a capacitance (Cx) and is configured to generate a signal having an oscillation period (T) based on capacitance (Cχ)5 second reference potential (VIN), and reference current (IREF) and having the relationship
Substituting the relationship for reference current (IREF),
T = 2 x (T0Z VREF) X (Cx Z Cy) Z lREF .
[0014] From this relationship for oscillation period (T) of the signal generated by VCO 14, the integrated relaxation voltage controlled oscillator 10 is generally process independent and temperature tolerant. For example, variation of the clock signal having pre-determined period (T0) is typically minimized by a controlled selection of the input timing device or circuit, variation in first reference potential (VREF) is typically minimized using a generally stable bandgap voltage, variation in second reference potential (VIN) is typically minimized through a controlled selection of supply voltage devices or circuits, and process variations in capacitances (Cx and Cy) are minimized or offset in the relationship for oscillation period (T).
[0015] FIG. 2 is a circuit diagram of the dynamic current generator 12 shown in FIG. 1. Dynamic current generator 12 comprises a current mirror circuit 20 having a source terminal configured to couple to a third reference potential (Vcc) and having first and second drain terminals, a gain transistor 22 having a drain terminal coupled to the first drain terminal of current mirror circuit 20, an amplifier circuit 24 having a first input configured to receive the first reference potential (VREF) and having an output coupled to a gate of gain transistor 22, and a switched capacitor network 26 coupled between a second input of amplifier circuit 24 and the second drain terminal of current mirror circuit 20. Capacitance (Cy) has a first electrode coupled to the second drain terminal of current mirror circuit 20 and a second electrode configured to receive a fourth reference potential (e.g., ground). Dynamic current generator 12 is configured to generate reference current (IREF) at a third drain terminal of current mirror circuit 20.
[0016] In an exemplary embodiment, current mirror circuit 20 comprises a first transistor 30 having a gate and the first drain terminal, a second transistor 32 having a gate coupled to both the gate and the first drain terminal of first transistor 30 and having the second drain terminal, and a third transistor 34 having a gate coupled to the gates of first transistor 30 and second transistor 32 and the first drain terminal of first transistor 30 and having the third drain terminal. Additionally, each of first, second, and third transistors 30, 32, 34 of current mirror circuit 20 has a source terminal configured to receive third reference potential (Vcc). First, second, and third transistors 30, 32, 34 may be bipolar transistors, such as Bipolar Junction Transistors (BJT), P-channel Metal Oxide Semiconductor (PMOS) transistors, N- channel Metal Oxide Semiconductor (NMOS) transistors, and the like, and are preferably PMOS transistors. In addition to producing reference current (IREF) at the third drain terminal of current mirror circuit 20, dynamic current generator 12 produces reference current (IREF) at the second drain terminal of current mirror circuit 20. [0017] Gain transistor 22 has a source terminal configured to receive fourth reference potential (e.g., ground). Gain transistor 22 may be a bipolar transistor, PMOS transistor, NMOS transistor, and the like, and is preferably a NMOS transistor although other types of bipolar transistors may be used.
[0018] Amplifier circuit 24 comprises a differential amplifier 36 having the first and second inputs and the output, and an integration capacitor 38 having a first electrode coupled to both the gate of gain transistor 22 and the output of differential amplifier 36 and having a second electrode coupled to the second input of differential amplifier 36.
[0019] Switched capacitor network 26 comprises a first switch 40 (PlB) having a first terminal coupled to the second drain terminal of current mirror circuit 20 and having a second terminal configured to receive fourth reference potential (e.g., ground), a second switch 42 (Pl) having a first terminal coupled to the second drain terminal of current mirror circuit 20 and having a second terminal, an error transfer capacitor 44 having a first electrode coupled to the second terminal of second switch 42 and having a second electrode configured to receive fourth reference potential (e.g., ground), and a third switch 46 (P2) having a first terminal coupled to the first electrode of error transfer capacitor 44 and a second terminal coupled to the second input of differential amplifier 36.
[0020] FIG. 3 illustrates waveforms useful in explaining the operation of the dynamic current generator 12 shown in FIGS. 1 and 2. Referring to FIGS. 2 and 3, first switch 40 (PlB), second switch 42 (Pl), and third switch 46 (P2) open and close upon receiving a logic one signal (e.g., VHI) and a logic zero signal (e.g., VLOW), respectively. Second switch 42 (Pl) is configured to couple/uncouple the first and second terminals of second switch 42 (Pl) at a frequency having pre-determined period (T0) and further configured to couple/uncouple the second drain terminal of current mirror circuit 20 and the first electrode of error transfer capacitor 44 at a frequency having pre-determined period (To). For example, first switch 40 (PlB) uncouples the second drain terminal of current mirror circuit 20 from fourth reference potential (e.g., ground) at time t\ and couples the second drain terminal of current mirror circuit 20 from fourth reference potential at time t2. Second switch 42 (Pl) couples the first and second terminals of second switch 42 (Pl) at time ti and uncouples the first and second terminals of second switch 42 (Pl) at time t2. Pre-determined period (T0) represents the integration cycle. [0021] FIG. 4 is a circuit diagram of the voltage controlled oscillator 14 shown in FIG. 1. In addition to capacitance (Cx), VCO 14 comprises a switch network 50 having an output an input coupled to the output of dynamic current generator 12, and an inverter network 52 having an output and having an input coupled to the output of switch network 50. Capacitance (Cx) has a first electrode coupled to the input of inverter network 52 and has a second electrode coupled to the output of the inverter network 52. Switch network 50 is configured to receive reference current (IREF) and comprises a first switch 54 (Φ2) and a second switch 56 (Φi). First switch 54 (Φ2) has a first terminal configured to receive reference current (IREF) and has a second terminal coupled to the input of inverter network 52, and second switch 56 (Φ^ has a first terminal coupled to the input of inverter network 52 and has a second terminal coupled to the output of dynamic current generator 12. First switch 54 (Φ2) is configured to couple/decouple the first and second terminals of first switch 54 (Φ2) at a switching frequency based on oscillation period (T). Second switch 56 (Φ]) is configured to couple/decouple the first and second terminals of second switch 56 (Φ^ at the same frequency as first switch 54 (Φ2) such that second switch 56 (Φ]) couples the first and second terminals of second switch 56 (Φι) when first switch 54 (Φ2) decouples the first and second terminals of first switch 54 (Φ2). Similarly, second switch 56 (Φ]) decouples the first and second terminals of second switch 56 (Φ\) when first switch 54 (Φ2) couples the first and second terminals of first switch 54 (Φ2).
[0022] Switch network 50 provides reference current (IREF) to inverter network 52 at the switching frequency based on oscillation period (T). Inverter network 52 comprises a first inverter 60 having an input coupled to the first electrode of capacitance (Cx) and having an output, a second inverter 62 having an output and having an input coupled to the output of first inverter 60, a third inverter 64 having an output and having an input coupled to the output of second inverter 62, and a fourth inverter 66 having an output coupled to the second electrode of capacitance (Cx). First, second, and third inverters 60, 62, 64 each has a first reference input configured to receive third reference potential (Vcc) and has a second reference input configured to couple to fourth reference potential (e.g., ground). Fourth inverter 66 has a first reference input coupled to second reference potential (VIN) and has a second reference potential coupled to the fourth reference potential (e.g., ground). In an exemplary embodiment, first, second, third, and fourth inverters are configured with Complementary Metal-Oxide Semiconductor (CMOS) transistors. [0023] FIG. 5 is a flow diagram of an exemplary embodiment of a method of voltage controlled oscillation in accordance with the present invention. Referring to FIGS. 1 and 5, the method begins at 100. Dynamic current generator 12 generates reference current (IREF) at step 105. Dynamic current generator 12 comprises capacitance (Cy). VCO 14 generates and transmits a clock signal at step 110. VCO comprises capacitance (Cx), and the clock signal has a period directly proportional to a ratio of capacitance (Cx) to capacitance (Cy).
[0024] An oscillation circuit for transmitting a clock signal is provided comprising a current source having a first input configured to receive a first reference potential and having a second input configured to receive a signal having a pre-determined period, and a voltage controlled oscillator (VCO) coupled to the current source. The current source comprises a first capacitance and is configured to generate a reference current directly proportional to the first capacitance. The VCO has an input configured to receive the reference current. The VCO comprises a second capacitance and is configured to generate the clock signal having a period directly proportional to a ratio of the second capacitance to the first capacitance.
[0025] The current source further comprises a current mirror, a gain transistor, an amplifier, and a switched capacitor network. The current mirror has a source terminal configured to couple to a second reference potential and having first, second, and third drain terminals. The current source is configured to generate the reference current at the first drain terminal, and the first capacitance is coupled to the second drain terminal. The gain transistor has a fourth drain terminal coupled to the third drain terminal, a gate, and a source terminal configured to couple to a third reference potential. The amplifier has a first input configured to couple with the first reference potential, a second input, and an output coupled to the gate of the gain transistor. The switched capacitor network is coupled between the second input of the amplifier and the second drain terminal. The current mirror comprises a first transistor having a gate and the first drain terminal, a second transistor having a gate and the second drain terminal, and a third transistor having a gate coupled to the gate of the first transistor and having the third drain terminal. The amplifier comprises an integration capacitor coupled between the gate of the gain transistor and the second input of the amplifier. The first capacitance has a first electrode coupled to the second drain terminal and a second electrode configured to couple with the third reference potential. The switched capacitor network comprises a first switch, a second switch, an error transfer capacitor, and a third switch. The first switch has a first terminal coupled to the second drain terminal and having a second terminal coupled to the third reference potential. The second switch has first and second terminals, and the first terminal of the second switch is coupled to the second drain terminal. The error transfer capacitor has first and second electrodes. The first electrode of the error transfer capacitor is coupled to the second terminal of the second switch, and the second electrode of the error transfer capacitor is coupled to the third reference potential. The third switch has first and second terminals. The first terminal of the third switch is coupled to the first electrode of the error transfer capacitor and the second terminal of the second switch, and the second terminal of the third switch is coupled to the second input of the amplifier. The second switch is configured to couple/decouple the first and second terminals of the second switch at a first pre-determined period and further configured to couple/decouple the second drain terminal and the first electrode of the error transfer capacitor at the first pre-determined period. The first switch is configured to couple the second drain terminal to the third reference potential when the second switch decouples the first terminal of the second switch from the second terminal of the second switch, and decouple the second drain terminal from the third reference potential when the second switch couples the first terminal of the second switch with the second terminal of the second switch.
[0026] The VCO further comprises a switch network and an inverter network. The switch network has an output and has an input coupled to the output of the current generator and is configured to receive the reference current. The inverter network has an output and has an input coupled to the output of the switch network. The second capacitance has a first electrode coupled to the input of the inverter network and has a second electrode coupled to the output of the inverter network. The switch network comprises a first switch and a second switch. The first switch has a first terminal configured to receive the reference current and has a second terminal coupled to the input of the inverter network, and the second switch has a first terminal coupled to the input of the inverter network and has a second terminal coupled to the current source. The first switch is configured to couple the first terminal of the first switch with the second terminal of the first switch at a predetermined frequency. The second switch is configured to couple the first terminal of the second switch with the second terminal of the second switch when the first switch decouples the first terminal of the first switch from the second terminal of the second switch, and decouple the first terminal of the second switch from the second terminal of the second switch when the first switch couples the first terminal of the first switch with the second terminal of the first switch. The inverter network comprises a first inverter having an input coupled to the first electrode of the second capacitance and having an output, a second inverter having an output and having an input coupled to the output of the first inverter, a third inverter having an output and having an input coupled to the output of the second inverter, and a fourth inverter having an output coupled to the second electrode of the second capacitance. Each of the first inverter, the second inverter, and the third inverter has a first reference input coupled to a second reference potential and has a second reference input coupled to a third reference potential. The fourth inverter has a first reference input coupled to a fourth reference potential and has a second reference potential coupled to the third reference potential. Each of the first inverter, the second inverter, the third inverter, and the fourth inverter comprises a complementary metal-oxide semiconductor transistor.
[0027] A method for voltage controlled oscillation is provided comprising generating a reference current from a current generator comprising a first capacitance, and generating a clock signal from a voltage controlled oscillator comprising a second capacitance. The clock signal has a period directly proportional to a ratio of the second capacitance to the first capacitance. The reference current generating step comprises generating the reference current based on a pre-determined time reference (T0), a first reference voltage (VREF), and the first capacitance (CY). The reference current generating step comprises generating the reference current (IREF) such that
IREF = (CY/ T0) X VREF •
The reference current generating step comprises converting a first reference voltage to the reference current via a current mirror. The reference current has a frequency based on a predetermined time reference, and the clock signal generating step comprises periodically charging/discharging the second capacitance at the frequency of the reference current. The clock signal generating step comprises generating the clock signal based on the second capacitance (Cx), a first reference voltage (VIN), and the reference current (IREF)- The clock signal generating step comprises generating the clock signal having the period (T) such that
T = I X (T0 Z VREF) X (CX Z CY) Z IREF .
[0028] While at least one exemplary embodiment has been presented in the foregoing detailed description, it should be appreciated that a vast number of variations exist. It should also be appreciated that the exemplary embodiment or exemplary embodiments are only examples, and are not intended to limit the scope, applicability, or configuration of the invention in any way. Rather, the foregoing detailed description will provide those skilled in the art with a convenient road map for implementing the exemplary embodiment or exemplary embodiments. It should be understood that various changes can be made in the function and arrangement of elements without departing from the scope of the invention as set forth in the appended claims and the legal equivalents thereof.

Claims

CLAIMS What is claimed is:
1. An oscillation circuit for transmitting a clock signal, the oscillation circuit comprising: a current source having a first input configured to receive a first reference potential and having a second input configured to receive a signal having a pre-determined period, said current source comprising a first capacitance and configured to generate a reference current directly proportional to said first capacitance; and a voltage controlled oscillator (VCO) coupled to said current source and having an input configured to receive said reference current, said VCO comprising a second capacitance and configured to generate the clock signal having a period directly proportional to a ratio of said second capacitance to said first capacitance.
2. An oscillation circuit according to claim 1, wherein said current source further comprises: a current mirror having a source terminal configured to couple to a second reference potential and having first, second, and third drain terminals, said current source configured to generate said reference current at said first drain terminal, said first capacitance coupled to said second drain terminal; a gain transistor having a fourth drain terminal coupled to said third drain terminal, a gate, and a source terminal configured to couple to a third reference potential; an amplifier having a first input configured to couple with said first reference potential, a second input, and an output coupled to said gate of said gain transistor; and a switched capacitor network coupled between said second input of said amplifier and said second drain terminal.
3. An oscillation circuit according to claim 1, wherein said current source comprise a current mirror having a source terminal configured to couple to a second reference potential, said current mirror comprising: a first transistor having a gate and a first drain terminal, said current source configured to generate said reference current at said first drain terminal; a second transistor having a second drain terminal, said first capacitance coupled to said second drain terminal; and a third transistor having a gate coupled to said gate of said first transistor.
4. An oscillation circuit according to claim 1, wherein said current source comprises an amplifier having a first input configured to couple with said first reference potential, a second input, and an output coupled to said gate of said gain transistor, said amplifier comprising an integration capacitor coupled between said gate of said gain transistor and said second input of said amplifier.
5. An oscillation circuit according to claim 1, wherein said current source comprises a current mirror having a source terminal configured to couple to a second reference potential and having first, second, and third drain terminals, and wherein said first capacitance has a first electrode coupled to said second drain terminal and a second electrode configured to couple with a third reference potential.
6. An oscillation circuit according to claim 2, wherein said switched capacitor network comprises: a first switch having a first terminal coupled to said second drain terminal and having a second terminal coupled to said third reference potential; a second switch having first and second terminals, said first terminal of said second switch coupled to said second drain terminal; an error transfer capacitor having first and second electrodes, said first electrode of said error transfer capacitor coupled to said second terminal of said second switch, said second electrode of said error transfer capacitor coupled to said third reference potential; and a third switch having first and second terminals, said first terminal of said third switch coupled to said first electrode of said error transfer capacitor and said second terminal of said second switch, said second terminal of said third switch coupled to said second input of said amplifier.
7. An oscillation circuit according to claim 6, wherein said second switch is configured to couple/decouple said first and second terminals of said second switch at a first pre-determined period and further configured to couple/decouple said second drain terminal and said first electrode of said error transfer capacitor at said first pre-determined period.
8. An oscillation circuit according to claim 7, wherein said first switch is configured to: couple said second drain terminal to said third reference potential when said second switch decouples said first terminal of said second switch from said second terminal of said second switch; and decouple said second drain terminal from said third reference potential when said second switch couples said first terminal of said second switch with said second terminal of said second switch.
9. An oscillation circuit according to claim 1, wherein said VCO further comprises: a switch network having an output and having an input coupled to said output of said current generator and configured to receive said reference current; an inverter network having an output and having an input coupled to said output of said switch network, said second capacitance having a first electrode coupled to said input of said inverter network and having a second electrode coupled to said output of said inverter network.
10. An oscillation circuit according to claim 1 , wherein said VCO further comprises a switch network having an output and having an input coupled to said output of said current generator and configured to receive said reference current, said switch network comprising: a first switch having a first terminal configured to receive said reference current and having a second terminal coupled to said input of said inverter network; and a second switch having a first terminal coupled to said input of said inverter network and having a second terminal coupled to said current source.
11. An oscillation circuit according to claim 10, wherein said first switch is configured to couple said first terminal of said first switch with said second terminal of said first switch at a pre-determined frequency.
12. An oscillation circuit according to claim 10, wherein said second switch is configured to: couple said first terminal of said second switch with said second terminal of said second switch when said first switch decouples said first terminal of said first switch from said second terminal of said second switch; and decouple said first terminal of said second switch from said second terminal of said second switch when said first switch couples said first terminal of said first switch with said second terminal of said first switch
13. An oscillation circuit according to claim 9, wherein said inverter network comprises: a first inverter having an input coupled to said first electrode of said second capacitance, a first reference input coupled to a second reference potential, a second reference input coupled to a third reference potential, and an output; a second inverter having an input coupled to said output of said first inverter, a first reference input coupled to said second reference potential, a second reference input coupled to said third reference potential, and an output; a third inverter having an input coupled to said output of said second inverter, a first reference input coupled to said second reference potential, a second reference input coupled to a third reference potential, and an output; and a fourth inverter having an input coupled to said output of said third inverter, a first reference input coupled to a fourth reference potential, a second reference potential coupled to said third reference potential, and an output coupled to said second electrode of said second capacitance.
14. A method for voltage controlled oscillation comprising the steps of: generating a reference current from a current generator comprising a first capacitance; and generating a clock signal from a voltage controlled oscillator comprising a second capacitance, the clock signal having a period directly proportional to a ratio of the second capacitance to the first capacitance.
15. A method according to claim 14, wherein said reference current generating step comprises generating the reference current based on a pre-determined time reference (To), a first reference voltage (VREF), and the first capacitance (Cy).
16. A method according to claim 15, wherein said reference current generating step comprises generating the reference current (IREF) such that
IREF = (CY/ TO) X VREF .
17. A method according to claim 14. wherein said reference current generating step comprises converting a first reference voltage to the reference current via a current mirror.
18. A method according to claim 14, wherein the reference current has a frequency based on a pre-determined time reference, and wherein said clock signal generating step comprises periodically charging/discharging the second capacitance at the frequency of the reference current.
19. A method according to claim 14, wherein said clock signal generating step comprises generating the clock signal based on the second capacitance (Cx), a first reference voltage (Ym), and the reference current (IREF)-
20. A method according to claim 19, wherein said clock signal generating step comprises generating the clock signal having the period (T) such that
T = 2 x (T0/ VREF) X (CX Z CY) Z IREF .
EP05760643A 2005-06-15 2005-06-15 Integrated relaxation voltage controlled oscillator and method of voltage controlled oscillation Withdrawn EP1894299A1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/US2005/021089 WO2007001255A1 (en) 2005-06-15 2005-06-15 Integrated relaxation voltage controlled oscillator and method of voltage controlled oscillation

Publications (1)

Publication Number Publication Date
EP1894299A1 true EP1894299A1 (en) 2008-03-05

Family

ID=35708680

Family Applications (1)

Application Number Title Priority Date Filing Date
EP05760643A Withdrawn EP1894299A1 (en) 2005-06-15 2005-06-15 Integrated relaxation voltage controlled oscillator and method of voltage controlled oscillation

Country Status (3)

Country Link
EP (1) EP1894299A1 (en)
JP (1) JP4902648B2 (en)
WO (1) WO2007001255A1 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5515708B2 (en) * 2009-12-11 2014-06-11 富士通株式会社 Bias circuit and amplifier circuit having the same
CN107241083B (en) * 2017-06-05 2020-08-04 上海爱信诺航芯电子科技有限公司 High-precision self-biasing clock circuit and corresponding self-biasing circuit
DE102018115082A1 (en) 2018-06-22 2019-12-24 Mtu Friedrichshafen Gmbh Method for operating a piston machine and a piston machine

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3831113A (en) * 1973-06-01 1974-08-20 Rca Corp Relaxation oscillator
US3904988A (en) * 1974-09-11 1975-09-09 Motorola Inc CMOS voltage controlled oscillator
US4146849A (en) * 1977-01-31 1979-03-27 Tokyo Shibaura Electric Co., Ltd. Voltage controlled oscillator
US4321561A (en) * 1979-09-28 1982-03-23 Honeywell Inc. Switch operated capacitive oscillator apparatus
JPS60109332A (en) * 1983-11-17 1985-06-14 Toshiba Corp Oscillation circuit
JP3584552B2 (en) * 1994-06-06 2004-11-04 セイコーエプソン株式会社 Oscillator, display data processing device, matrix type display device, oscillation signal generation method, and display data processing method
SG34231A1 (en) * 1994-06-06 1996-12-06 Seiko Epson Corp Oscillation device display data processing device matrix-type display device oscillation signal generation method and display data processing method
JP3176016B2 (en) * 1995-01-05 2001-06-11 株式会社東芝 Nonvolatile semiconductor memory device
JP3647147B2 (en) * 1996-06-28 2005-05-11 富士通株式会社 Oscillator circuit and PLL circuit using it
US5969513A (en) * 1998-03-24 1999-10-19 Volterra Semiconductor Corporation Switched capacitor current source for use in switching regulators

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO2007001255A1 *

Also Published As

Publication number Publication date
JP2008544641A (en) 2008-12-04
WO2007001255A1 (en) 2007-01-04
JP4902648B2 (en) 2012-03-21

Similar Documents

Publication Publication Date Title
US8212599B2 (en) Temperature-stable oscillator circuit having frequency-to-current feedback
US5847616A (en) Embedded voltage controlled oscillator with minimum sensitivity to process and supply
US6456170B1 (en) Comparator and voltage controlled oscillator circuit
US20160161971A1 (en) Small-circuit-scale reference voltage generating circuit
US20140035623A1 (en) Comparator with transition threshold tracking capability
US10530297B2 (en) Semiconductor device and control method of semiconductor device
WO2007142301A1 (en) Oscillation circuit
US20070182495A1 (en) Oscillator systems and methods
JP5814542B2 (en) Oscillator circuit
CN210431389U (en) Oscillator circuit and integrated circuit
US20130234801A1 (en) Oscillator circuit
EP2696500A1 (en) Oscillator circuit and method for generating an oscillator signal
EP1894299A1 (en) Integrated relaxation voltage controlled oscillator and method of voltage controlled oscillation
US6211744B1 (en) Ring oscillator having an externally adjustable variable frequency
US20050175135A1 (en) Delay circuit with timing adjustment function
US20050094421A1 (en) Integrated charge pump voltage converter
JPH08162911A (en) Voltage controlled oscillator
JP2001024485A (en) Pll circuit
JP2022156805A (en) Delay circuit and method of controlling the same
JP2003283307A (en) Cr oscillation circuit
JP4641221B2 (en) Oscillation circuit and electronic equipment
US20120161886A1 (en) Voltage controlled oscillator
JP2000091890A (en) Oscillation circuit
JP3408006B2 (en) Oscillation circuit
KR0139906B1 (en) Signal delay circuit using charge pump circuit

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20080115

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): DE FR GB

RIN1 Information on inventor provided before grant (corrected)

Inventor name: CHIABURU, LIVIU

Inventor name: DIXON, ROBERT

DAX Request for extension of the european patent (deleted)
RBV Designated contracting states (corrected)

Designated state(s): DE FR GB

17Q First examination report despatched

Effective date: 20090203

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20140103