EP1889287A1 - Ultraviolet curing process for spin-on dielectric materials used in pre-metal and/or shallow trench isolation applications - Google Patents

Ultraviolet curing process for spin-on dielectric materials used in pre-metal and/or shallow trench isolation applications

Info

Publication number
EP1889287A1
EP1889287A1 EP05769209A EP05769209A EP1889287A1 EP 1889287 A1 EP1889287 A1 EP 1889287A1 EP 05769209 A EP05769209 A EP 05769209A EP 05769209 A EP05769209 A EP 05769209A EP 1889287 A1 EP1889287 A1 EP 1889287A1
Authority
EP
European Patent Office
Prior art keywords
dielectric material
spin
metal
ultraviolet radiation
exposing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP05769209A
Other languages
German (de)
French (fr)
Inventor
Carlo Waldfried
Orlando Escorcia
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Axcelis Technologies Inc
Original Assignee
Axcelis Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Axcelis Technologies Inc filed Critical Axcelis Technologies Inc
Publication of EP1889287A1 publication Critical patent/EP1889287A1/en
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/004—Photosensitive materials
    • G03F7/075—Silicon-containing compounds
    • G03F7/0757—Macromolecular compounds containing Si-O, Si-C or Si-N bonds
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H10P14/65—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by treatments performed before or after the formation of the materials
    • H10P14/6516—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by treatments performed before or after the formation of the materials of treatments performed after formation of the materials
    • H10P14/6536—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by treatments performed before or after the formation of the materials of treatments performed after formation of the materials by exposure to radiation, e.g. visible light
    • H10P14/6538—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by treatments performed before or after the formation of the materials of treatments performed after formation of the materials by exposure to radiation, e.g. visible light by exposure to UV light
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P95/00—Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
    • H10P95/08—Planarisation of organic insulating materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H10P14/63—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the formation processes
    • H10P14/6326—Deposition processes
    • H10P14/6342—Liquid deposition, e.g. spin-coating, sol-gel techniques or spray coating
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H10P14/66—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the type of materials
    • H10P14/665—Porous materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H10P14/66—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the type of materials
    • H10P14/668—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the type of materials the materials being characterised by the deposition precursor materials
    • H10P14/6681—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the type of materials the materials being characterised by the deposition precursor materials the precursor containing a compound comprising Si
    • H10P14/6684—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the type of materials the materials being characterised by the deposition precursor materials the precursor containing a compound comprising Si the compound comprising silicon and oxygen
    • H10P14/6686—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the type of materials the materials being characterised by the deposition precursor materials the precursor containing a compound comprising Si the compound comprising silicon and oxygen the compound being a molecule comprising at least one silicon-oxygen bond and the compound having hydrogen or an organic group attached to the silicon or oxygen, e.g. a siloxane
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H10P14/68—Organic materials, e.g. photoresists
    • H10P14/683—Organic materials, e.g. photoresists carbon-based polymeric organic materials, e.g. polyimides, poly cyclobutene or PVC
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H10P14/69—Inorganic materials
    • H10P14/692—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses
    • H10P14/6921—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses containing silicon
    • H10P14/6922—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses containing silicon the material containing Si, O and at least one of H, N, C, F or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H10P14/69—Inorganic materials
    • H10P14/692—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses
    • H10P14/6921—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses containing silicon
    • H10P14/6922—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses containing silicon the material containing Si, O and at least one of H, N, C, F or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
    • H10P14/6925—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses containing silicon the material containing Si, O and at least one of H, N, C, F or other non-metal elements, e.g. SiOC, SiOC:H or SiONC the material comprising hydrogen silsesquioxane, e.g. HSQ
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H10P14/69—Inorganic materials
    • H10P14/692—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses
    • H10P14/6921—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses containing silicon
    • H10P14/6922—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses containing silicon the material containing Si, O and at least one of H, N, C, F or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
    • H10P14/6926—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses containing silicon the material containing Si, O and at least one of H, N, C, F or other non-metal elements, e.g. SiOC, SiOC:H or SiONC the material comprising alkyl silsesquioxane, e.g. MSQ

Definitions

  • the present disclosure generally relates to dielectric films in semiconductor devices, and more particularly, to ultraviolet (UV) curing processes for spin-on low k dielectric films used in pre-metal and shallow trench isolation applications.
  • UV ultraviolet
  • the dimensions of the devices and spacings formed continue to be decreased so as to improve integrated circuit performance. Fabrication often requires the deposition of dielectric materials into features patterned into layers of material on silicon substrates. In most cases, it is important that the dielectric material completely fill such features without formation of any voids. Filling such narrow features, which is also referred to as gap filling, places stringent requirements on materials used, for example, the dielectric material used for pre-metal dielectric (PMD) or shallow trench isolation (STI) applications.
  • PMD pre-metal dielectric
  • STI shallow trench isolation
  • the aspect ratio required to be filled by the pre-metal dielectric material may be as high as 16:1 for DRAM devices in the year 2005, which translates to depths greater than 300 nanometers (nm).
  • the dielectric materials need to be able to withstand subsequent processing steps, such as high temperature annealing, etching, and cleaning steps.
  • the dielectric materials employed for PMD and STI applications are generally deposited by chemical vapor deposition or by spin-on processes. Each of these approaches has some limitations for filling very narrow gaps that will need to be overcome for successful integration.
  • Spin-on glasses and spin-on polymers such as silicates, siloxanes, silazanes or silisequioxanes generally have good gap-fill properties.
  • the films of these materials are typically formed by applying a coating solution containing the polymer followed by a thermal cure process.
  • the thermal cure process is generally performed to complete the formation of chemical bonds, outgas residual components, and reduce the dielectric constant in the film.
  • This curing process is commonly performed in a furnace using a batch mode or on a hotplate utilizing a single wafer mode. In either case, the conventional cure process undesirably subjects the wafer to an elevated temperature for an extended period of time (e.g., in excess of one hour to several hours and at a temperature in greater than about 300° C).
  • a UV curing process for a dielectric material used in pre-metal and shallow trench isolation applications comprises coating a dielectric material onto a substrate; and exposing the dielectric material to ultraviolet radiation in an amount effective to reduce an organic content in the dielectric material.
  • a UV curing process for a dielectric material used in pre-metal and shallow trench isolation applications comprises coating a dielectric material onto a substrate; and exposing the dielectric material to ultraviolet radiation in an amount effective to densify the dielectric material.
  • a UV curing process for a dielectric material used in pre-metal and shallow trench isolation applications comprises coating a dielectric material onto a substrate; and exposing the dielectric material to ultraviolet radiation in an amount effective to increase a wet etch resistance of the dielectric material , wherein the wet etch resistance increases relative to a wet etching rate of the dielectric material prior to the exposure.
  • a process for curing a spin on pre-metal dielectric material coated onto a surface of a substrate comprises coating a spin on pre-metal dielectric material onto a substrate; exposing the spin on pre-metal dielectric material to a first ultraviolet radiation pattern for a period of time and intensity effective to increase an elastic modulus property and/or a hardness property of the pre-metal dielectric material; and exposing the spin on pre-metal dielectric material to a second ultraviolet radiation pattern for a period of time and intensity effective to further increase the elastic modulus property and/or the hardness property of the pre-metal dielectric material, wherein the first and second ultraviolet radiation patterns are different.
  • Figure 1 graphically illustrates the broadband spectral output of a Type
  • I electrodeless microwave driven bulbs from Axcelis Technologies, Inc., respectively, which is suitably used for UV curing the dielectric materials;
  • Figure 2 graphically illustrates the broadband spectral output of a Type
  • Figure 3 graphically illustrates FTIR spectra for a pre-metal dielectric film that was uncured and UV cured in accordance with one embodiment
  • FIGS 4-5 are charts illustrating wet etch resistance in various dilute hydrofluoric acid solutions (DHF) or non-UV cured and UV cured spin low k dielectric materials compared to a TEOS dielectric deposited by chemical vapor deposition;
  • DHF dilute hydrofluoric acid solutions
  • Figures 6-7 are charts illustrating wet etch resistance as a function of time in various dilute hydrofluoric acid solutions for non-UV cured and UV cured spin low k dielectric materials compared to a TEOS dielectric deposited by chemical vapor deposition;
  • Figure 8 is a chart illustrating dielectric constant for spin on pre-metal low k dielectric materials before and after UV exposure, wherein the process chamber employed different inert gases;
  • Figure 9 is a chart illustrating breakdown voltages for spin on pre-metal low k dielectric materials before and after UV exposure, wherein the process chamber employed different inert gases.
  • the present disclosure is directed to a UV curing process for spin-on pre-metal dielectric materials.
  • pre-metal dielectric is intended to include shallow trench dielectric applications, since these dielectric materials are generally the same and optimized for gap filling. Applying the UV cure process described herein will have similar advantages for both PMD and STI applications.
  • the UV curing process generally includes spin coating the pre- metal dielectric material onto a suitable substrate prior to depositing any metal layers in the integrated circuit and exposing the dielectric material to ultraviolet radiation having one or more wavelengths greater than 150 nanometers to less than 400 nanometers at a temperature less than about 45O 0 C.
  • the UV cure process removes organic-like impurities or moieties that may have been formed in the spin-on pre-metal dielectric material.
  • spin-on dielectric material includes, but is not intended to be limited to, silicates, hydrogen silsesquioxanes, organosilsesquioxanes, organosiloxanes, organhydridosiloxanes, silsesquioxane-silicate copolymers, silazane-based materials, polycarbosilanes, and acetoxysilanes.
  • the UV curing process removes and/or chemically modifies a portion of the dielectric material.
  • the UV curing process advantageously increases the density of the dielectric material, and/or reduces the organic content, and/or increases the wet etch resistance of the dielectric material.
  • the monomers, monomer mixtures and polymers described herein for forming the spin-on pre-metal dielectric material can be and in many ways are designed to be solvated or dissolved in any suitable solvent, so long as the resulting solutions can be spin coated or otherwise mechanically layered on to a substrate, a wafer, or a layered material.
  • Preferred solutions are designed and contemplated to be spin coated, rolled, dripped or sprayed onto a wafer, a substrate, or the layered material.
  • Most preferred solutions are designed to be spin coated onto a wafer, a substrate or layered material.
  • Typical solvents are those solvents that are readily available to those in the field of dielectric materials, layered components, or electronic components.
  • Typical solvents are also those solvents that are able to solvate the monomers, isomeric monomer mixtures and polymers.
  • Contemplated solvents include any suitable pure or mixture of organic, organometallic or inorganic molecules that are volatilized at a desired temperature.
  • the solvent may also comprise any suitable pure or mixture of polar and non- polar compounds.
  • the solvent comprises water, ethanol, propanol, acetone, toluene, ethers, cyclohexanone, butyrolactone, methylethylketone, methylisobutylketone, N- methylpyrrolidone, polyethyleneglycohnethylether, mesitylene, and anisole.
  • the UV curing process comprises spin coating a suitable pre-metal dielectric material onto a substrate, and exposing the pre-metal dielectric material to an ultraviolet radiation pattern at a temperature less than about 45O 0 C for a period of time effective to increase the density and/or increase the wet etch resistance and/or decrease the organic content in the dielectric material.
  • a spin-on dielectric material there are numerous methods of coating a spin-on dielectric material as is known in the art, and all of the known methods are considered appropriate.
  • Suitable substrates contemplated herein may comprise any desirable substantially solid material for which a pre-metal dielectric or shallow trench isolation structure including the spin-on dielectric material may be desired.
  • suitable substrates include, but are not limited to, silicon, silicon dioxide, glass, silicon nitride, ceramics, and gallium arsenide.
  • the term substrates also generally refers to any of the layers, planarized or having topography, including, semiconducting wafers, dielectric layers, gates, barrier layers, etch stop layers, and metal lines found in integrated circuit devices.
  • an annealing process may be employed after the UV cure process.
  • the annealing processes can comprise exposing the substrate containing the UV cured pre-metal dielectric material to an elevated temperature for a period of time effective to increase the density and/or increase the wet etch resistance and/or decrease the organic content in the dielectric material.
  • the annealing temperature may be up to about 1,100 0 C for about 2 hours or less.
  • the resulting UV cured pre-metal dielectric material has been found to be more stable to a subsequent wet chemical treatment processes, such as is commonly employed during the integrated circuit fabrication process.
  • a wet etching process may be employed to selectively remove portions of the substrate and/or deposited layers.
  • the substrate is immersed into a stripper such as a dilute aqueous hydrofluoric acid bath.
  • a stripper such as a dilute aqueous hydrofluoric acid bath.
  • Other wet strippers include acids, bases, and solvents as are known to those skilled in the art.
  • the particular wet strippers used are well within the skill of those in the art. For example, nitric acid, sulfuric acid, ammonia, hydrofluoric acid are commonly employed as wet strippers.
  • the wet stripper is immersed, puddled, streamed, sprayed, or the like onto the substrate and subsequently rinsed with deionized water.
  • the UV cured spin on dielectric material has improved wet etch resistance relative to the same material that was not exposed to the UV cure process.
  • a UV irradiator tool is utilized.
  • a suitable UV irradiator tool is the RapidCureTM tool commercially available from Axcelis Technologies, Incorporated.
  • the light source chamber may be purged with an inert gas such as nitrogen, helium, or argon to allow the UV radiation to enter an adjacent process chamber with minimal spectral absorption.
  • the pre-metal dielectric material is positioned within the process chamber, which is purged separately and process gases, such as N 2 , H 2 , Ar, He, Ne, H 2 O vapor, CO 2 , O z , C x H y , C x F y , C x H 2 F y , and mixtures thereof, wherein x is an integer between 1 and 6, y is an integer between 4 and 14, and z is an integer between 1 and 3, may be utilized for different applications.
  • process gases such as N 2 , H 2 , Ar, He, Ne, H 2 O vapor, CO 2 , O z , C x H y , C x F y , C x H 2 F y , and mixtures thereof, wherein x is an integer between 1 and 6, y is an integer between 4 and 14, and z is an integer between 1 and 3, may be utilized for different applications.
  • UV curing can occur at vacuum conditions, or at conditions without the presence of oxygen, or with oxidizing gases
  • the UV light source can be microwave driven, arc discharge, dielectric barrier discharge, or electron impact generated.
  • UV generating bulbs with different spectral distributions may be selected depending on the application such as, for example, microwave electrodeless bulbs identified as Type I or Type II and available from Axcelis Technologies (Beverly, MA). Spectra obtained from the Type I and Type II bulbs and suitable for use in the UV cure process are shown in Figures 1 and 2, respectively.
  • the substrate (wafer) temperature may be controlled ranging from room temperature to 450 0 C, optionally by an infrared light source, an optical light source, a hot surface, or the light source itself.
  • the process pressure can be less than, greater than, or equal to atmospheric pressure.
  • the UV cured dielectric material is UV treated for no more than or about 600 seconds, and preferably no more than about 300 seconds and, more particularly, between about 60 and about 180 seconds.
  • UV treating the dielectric material can be performed at a temperature between about room temperature and about 450 0 C; at a process pressure that is less than, greater than, or about equal to atmospheric pressure; at a UV power between about 0.1 and about 2,000 mW/cm 2 ; and a UV wavelength spectrum between about 100 and about 400nm.
  • a pre-metal dielectric material identified as Honeywell Electronic Material A (HEMA) and obtained from Honeywell Company was spin coated onto bare silicon wafers.
  • the wafers were subjected to a conventional spin process recommended by the manufacturer. Each wafer was processed identically.
  • the coated wafers were exposed to a UV cure process at 425 0 C for a period of 5 minutes.
  • the UV cure process employed various microwave electrodeless bulbs in a Rapid Cure Exposure tool commercially available from Axcelis Technologies, Incorporated.
  • FTIR data as shown in Figure 3 did not show any detectable absorbance changes in the low k dielectric material after the UV cure.
  • the UV cured wafers were then exposed to a wet etching process that comprised immersing the wafers in a 40:1 and a 100:1 dilute hydrofluoric acid aqueous based solution for 2 minutes, 5 minutes, and 10 minutes.
  • the above ratio represents the amount by weight of water to hydrofluoric acid.
  • the results are shown in Figures 4, 5 and are shown relative to a tetraorthosilicate (TEOS) films deposited using plasma enhanced chemical vapor deposition (PECVD), which is generally known for its wet etch resistance but is unsuitable for use as a pre-metal dielectric material for advanced design rules, e.g., less than 90 nanometers.
  • TEOS tetraorthosilicate
  • PECVD plasma enhanced chemical vapor deposition
  • the UV cure process clearly reduced the pre-metal dielectric wet etch resistance in the 40: 1 hydrofluoric acid solution.
  • the etching rate was about 820 angstroms/minute for the uncured material, which was reduced to as much as about 350 angstroms/minute depending on the composition of the pre-metal dielectric material.
  • the time variable had minimal effect. Comparable results were observed in the more dilute HF solution (100:1). However, the results were less visibly dramatic due to the relatively weak etching behavior observed as a result of the dilution.
  • the HEMA pre-metal spin-on dielectric material was spin coated onto blank wafers as in Example 1.
  • a nanoglass spin on dielectric material available from the Honeywell Corporation under the identifier NGX was spin coated onto blank wafers.
  • the wafers were exposed to UV radiation produced in the RapidCure tool utilizing a Type III electrodeless bulb at 425 0 C for 10 minutes in an inert gas mixture.
  • the thickness and the refractive index (RI) after the spin on dielectric was post baked and after the UV cure process were measured.
  • Some of the wafers were further exposed to a furnace anneal process at 900 0 C or 1000 0 C for 1 hour.
  • wafer set number 1 refers to the HEMA spin coated dielectric materials
  • wafer set numbers 2 and 3 refer to the spin coated NGX low k dielectric materials, wherein each wafer set represents the average of three processed wafers.
  • Table 1 The data is presented in Table 1.
  • PB refers to the dielectric material after a spin coating and post bake process
  • PC refers to the PB dielectric after UV curing
  • PA refers to the dielectric after PB and PC and exposure to a furnace anneal process.
  • Example 3 the dielectric constant and breakdown voltage was measured before and after the UV cure process as in Example 1.
  • Spin low k dielectrics identified as HEMA (ml), (m2), and (m3) were coated using a conventional spin coat process as recommended by the manufacturer for the particular low k dielectric. The results are shown in Table 3 below.
  • exposing the spin-on dielectric material to the UV cure process advantageously decreased the dielectric constant. Along with the decrease in dielectric constant a concomitant increase in breakdown voltage was observed.
  • NR(I) refers to the use of helium as the inert gas whereas NR(2) refers to the use of a hydrogen/helium gas mixture.
  • Figures 8 and 9 graphically illustrate dielectric constant and breakdown voltage for the respective films. The UV cure process significantly improves dielectric constant and breakdown voltage.

Landscapes

  • Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • General Physics & Mathematics (AREA)
  • Formation Of Insulating Films (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Element Separation (AREA)

Abstract

A UV curing process for a dielectric material used in pre-metal and shallow trench isolation applications comprises coating a suitable dielectric material onto a substrate; and exposing the dielectric material to ultraviolet radiation in an amount effective to reduce an organic content and/or increase a density and/or increase a wet etch resistance of the dielectric material. Optionally, the UV cured dielectric material may be exposed to multiple ultraviolet radiation patterns.

Description

ULTRAVIOLET CURING PROCESS FOR SPIN-ON DIELECTRIC MATERIALS USED IN PRE-METAL AND/OR SHALLOW TRENCH ISOLATION
APPLICATIONS
CROSS REFERENCE TO RELATED APPLICATIONS
This application relates to and claims priority to U.S. Provisional Application No. 60/577,679 filed on June 7, 2004, incorporated herein by reference in its entirety.
BACKGROUND
[0001] The present disclosure generally relates to dielectric films in semiconductor devices, and more particularly, to ultraviolet (UV) curing processes for spin-on low k dielectric films used in pre-metal and shallow trench isolation applications.
[0002] In the field of advanced semiconductor fabrication, the dimensions of the devices and spacings formed continue to be decreased so as to improve integrated circuit performance. Fabrication often requires the deposition of dielectric materials into features patterned into layers of material on silicon substrates. In most cases, it is important that the dielectric material completely fill such features without formation of any voids. Filling such narrow features, which is also referred to as gap filling, places stringent requirements on materials used, for example, the dielectric material used for pre-metal dielectric (PMD) or shallow trench isolation (STI) applications. The pre-metal dielectric layer on an integrated circuit isolates structures electrically from metal interconnect layers and isolates them electrically from contaminant mobile ions that degrade electrical performance. According to International Technology Roadmap for Semiconductors, 2003 Edition, the aspect ratio required to be filled by the pre-metal dielectric material may be as high as 16:1 for DRAM devices in the year 2005, which translates to depths greater than 300 nanometers (nm). After gap fill, the dielectric materials need to be able to withstand subsequent processing steps, such as high temperature annealing, etching, and cleaning steps. [0003] The dielectric materials employed for PMD and STI applications are generally deposited by chemical vapor deposition or by spin-on processes. Each of these approaches has some limitations for filling very narrow gaps that will need to be overcome for successful integration. Spin-on glasses and spin-on polymers such as silicates, siloxanes, silazanes or silisequioxanes generally have good gap-fill properties. The films of these materials are typically formed by applying a coating solution containing the polymer followed by a thermal cure process. The thermal cure process is generally performed to complete the formation of chemical bonds, outgas residual components, and reduce the dielectric constant in the film. This curing process is commonly performed in a furnace using a batch mode or on a hotplate utilizing a single wafer mode. In either case, the conventional cure process undesirably subjects the wafer to an elevated temperature for an extended period of time (e.g., in excess of one hour to several hours and at a temperature in greater than about 300° C). These temperatures can exceed the allowable thermals budgets manufacturers are required to meet. Moreover, the thermal cure process which may involve process temperatures exceeding 8000C, can cause shrinkage. High amounts of shrinkage can lead to unacceptable film cracking and/or formation of a porous material, particularly inside narrow gaps. Cracked or porous material may have an undesirably high wet etch rate in subsequent process steps.
[0004] Because of at least these problems noted in the prior art relating to spin-on pre-metal dielectrics, it would be desirable to implement an alternative low k pre-metal dielectric cure process that minimizes shrinkage and provides improved wet etching resistance. It is further desirable to have a spin-on pre-metal dielectric that possesses the properties desired for successful integration.
BRIEF SUMMARY
[0005] Disclosed herein are processes for UV curing a spin-on pre-metal dielectric material coated onto a surface of a substrate. In one embodiment, a UV curing process for a dielectric material used in pre-metal and shallow trench isolation applications comprises coating a dielectric material onto a substrate; and exposing the dielectric material to ultraviolet radiation in an amount effective to reduce an organic content in the dielectric material.
[0006] In another embodiment, a UV curing process for a dielectric material used in pre-metal and shallow trench isolation applications comprises coating a dielectric material onto a substrate; and exposing the dielectric material to ultraviolet radiation in an amount effective to densify the dielectric material.
[0007] In still another embodiment, a UV curing process for a dielectric material used in pre-metal and shallow trench isolation applications, comprises coating a dielectric material onto a substrate; and exposing the dielectric material to ultraviolet radiation in an amount effective to increase a wet etch resistance of the dielectric material , wherein the wet etch resistance increases relative to a wet etching rate of the dielectric material prior to the exposure.
[0008] In yet another embodiment, a process for curing a spin on pre-metal dielectric material coated onto a surface of a substrate comprises coating a spin on pre-metal dielectric material onto a substrate; exposing the spin on pre-metal dielectric material to a first ultraviolet radiation pattern for a period of time and intensity effective to increase an elastic modulus property and/or a hardness property of the pre-metal dielectric material; and exposing the spin on pre-metal dielectric material to a second ultraviolet radiation pattern for a period of time and intensity effective to further increase the elastic modulus property and/or the hardness property of the pre-metal dielectric material, wherein the first and second ultraviolet radiation patterns are different.
[0009] The above described and other features are exemplified by the following figures and detailed description.
BRIEF DESCRIPTION OF THE DRAWINGS
[0010] Referring now to the figures, which are exemplary embodiments and wherein like elements are numbered alike:
[0011] Figure 1 graphically illustrates the broadband spectral output of a Type
I electrodeless microwave driven bulbs from Axcelis Technologies, Inc., respectively, which is suitably used for UV curing the dielectric materials;
[0012] Figure 2 graphically illustrates the broadband spectral output of a Type
II electrodeless microwave driven bulbs, respectively, which is suitably used for UV curing the dielectric materials;
[0013] Figure 3 graphically illustrates FTIR spectra for a pre-metal dielectric film that was uncured and UV cured in accordance with one embodiment;
[0014] Figures 4-5 are charts illustrating wet etch resistance in various dilute hydrofluoric acid solutions (DHF) or non-UV cured and UV cured spin low k dielectric materials compared to a TEOS dielectric deposited by chemical vapor deposition;
[0015] Figures 6-7 are charts illustrating wet etch resistance as a function of time in various dilute hydrofluoric acid solutions for non-UV cured and UV cured spin low k dielectric materials compared to a TEOS dielectric deposited by chemical vapor deposition;
[0016] Figure 8 is a chart illustrating dielectric constant for spin on pre-metal low k dielectric materials before and after UV exposure, wherein the process chamber employed different inert gases; and
[0017] Figure 9 is a chart illustrating breakdown voltages for spin on pre-metal low k dielectric materials before and after UV exposure, wherein the process chamber employed different inert gases. DETAILED DESCRIPTION
[0018] The present disclosure is directed to a UV curing process for spin-on pre-metal dielectric materials. As used herein, reference to the term "pre-metal" dielectric is intended to include shallow trench dielectric applications, since these dielectric materials are generally the same and optimized for gap filling. Applying the UV cure process described herein will have similar advantages for both PMD and STI applications. The UV curing process generally includes spin coating the pre- metal dielectric material onto a suitable substrate prior to depositing any metal layers in the integrated circuit and exposing the dielectric material to ultraviolet radiation having one or more wavelengths greater than 150 nanometers to less than 400 nanometers at a temperature less than about 45O0C.
[0019] While not wanting to be bound by theory, it is believed that the UV cure process removes organic-like impurities or moieties that may have been formed in the spin-on pre-metal dielectric material. The term spin-on dielectric material, as used herein, includes, but is not intended to be limited to, silicates, hydrogen silsesquioxanes, organosilsesquioxanes, organosiloxanes, organhydridosiloxanes, silsesquioxane-silicate copolymers, silazane-based materials, polycarbosilanes, and acetoxysilanes. The UV curing process removes and/or chemically modifies a portion of the dielectric material. For example, depending on the particular spin-on pre-metal dielectric material, the amounts of Si-H, Si-CH3, SixCyHz, among others, in the coated dielectric material are reduced, wherein x, y, z, are generally an integer from 0 to 12 with the proviso that x=l amd y+z is equal to or greater than 1. As a result, the UV curing process advantageously increases the density of the dielectric material, and/or reduces the organic content, and/or increases the wet etch resistance of the dielectric material.
. [0020] The monomers, monomer mixtures and polymers described herein for forming the spin-on pre-metal dielectric material can be and in many ways are designed to be solvated or dissolved in any suitable solvent, so long as the resulting solutions can be spin coated or otherwise mechanically layered on to a substrate, a wafer, or a layered material. Preferred solutions are designed and contemplated to be spin coated, rolled, dripped or sprayed onto a wafer, a substrate, or the layered material. Most preferred solutions are designed to be spin coated onto a wafer, a substrate or layered material. Typical solvents are those solvents that are readily available to those in the field of dielectric materials, layered components, or electronic components.
[0021] Typical solvents are also those solvents that are able to solvate the monomers, isomeric monomer mixtures and polymers. Contemplated solvents include any suitable pure or mixture of organic, organometallic or inorganic molecules that are volatilized at a desired temperature. The solvent may also comprise any suitable pure or mixture of polar and non- polar compounds. In preferred embodiments, the solvent comprises water, ethanol, propanol, acetone, toluene, ethers, cyclohexanone, butyrolactone, methylethylketone, methylisobutylketone, N- methylpyrrolidone, polyethyleneglycohnethylether, mesitylene, and anisole.
[0022] In one embodiment, the UV curing process comprises spin coating a suitable pre-metal dielectric material onto a substrate, and exposing the pre-metal dielectric material to an ultraviolet radiation pattern at a temperature less than about 45O0C for a period of time effective to increase the density and/or increase the wet etch resistance and/or decrease the organic content in the dielectric material. There are numerous methods of coating a spin-on dielectric material as is known in the art, and all of the known methods are considered appropriate. Suitable substrates contemplated herein may comprise any desirable substantially solid material for which a pre-metal dielectric or shallow trench isolation structure including the spin-on dielectric material may be desired. For example, suitable substrates include, but are not limited to, silicon, silicon dioxide, glass, silicon nitride, ceramics, and gallium arsenide. The term substrates also generally refers to any of the layers, planarized or having topography, including, semiconducting wafers, dielectric layers, gates, barrier layers, etch stop layers, and metal lines found in integrated circuit devices. [0023] Optionally, an annealing process may be employed after the UV cure process. The annealing processes can comprise exposing the substrate containing the UV cured pre-metal dielectric material to an elevated temperature for a period of time effective to increase the density and/or increase the wet etch resistance and/or decrease the organic content in the dielectric material. For example, the annealing temperature may be up to about 1,1000C for about 2 hours or less.
[0024] As previously described, the resulting UV cured pre-metal dielectric material has been found to be more stable to a subsequent wet chemical treatment processes, such as is commonly employed during the integrated circuit fabrication process. For example, after lithography, a wet etching process may be employed to selectively remove portions of the substrate and/or deposited layers. Typically, the substrate is immersed into a stripper such as a dilute aqueous hydrofluoric acid bath. Other wet strippers include acids, bases, and solvents as are known to those skilled in the art. The particular wet strippers used are well within the skill of those in the art. For example, nitric acid, sulfuric acid, ammonia, hydrofluoric acid are commonly employed as wet strippers. In operation, the wet stripper is immersed, puddled, streamed, sprayed, or the like onto the substrate and subsequently rinsed with deionized water. As will be discussed in greater detail below, the UV cured spin on dielectric material has improved wet etch resistance relative to the same material that was not exposed to the UV cure process.
[0025] In the UV curing process, a UV irradiator tool is utilized. A suitable UV irradiator tool is the RapidCure™ tool commercially available from Axcelis Technologies, Incorporated. During use, the light source chamber may be purged with an inert gas such as nitrogen, helium, or argon to allow the UV radiation to enter an adjacent process chamber with minimal spectral absorption. The pre-metal dielectric material is positioned within the process chamber, which is purged separately and process gases, such as N2, H2, Ar, He, Ne, H2O vapor, CO2, Oz, CxHy, CxFy, CxH2Fy, and mixtures thereof, wherein x is an integer between 1 and 6, y is an integer between 4 and 14, and z is an integer between 1 and 3, may be utilized for different applications. In this regard, UV curing can occur at vacuum conditions, or at conditions without the presence of oxygen, or with oxidizing gases. In one embodiment, the process chamber is purged with a hydrogen and helium gas.
[0026] The UV light source can be microwave driven, arc discharge, dielectric barrier discharge, or electron impact generated. Moreover, UV generating bulbs with different spectral distributions may be selected depending on the application such as, for example, microwave electrodeless bulbs identified as Type I or Type II and available from Axcelis Technologies (Beverly, MA). Spectra obtained from the Type I and Type II bulbs and suitable for use in the UV cure process are shown in Figures 1 and 2, respectively.
[0027] The substrate (wafer) temperature may be controlled ranging from room temperature to 4500C, optionally by an infrared light source, an optical light source, a hot surface, or the light source itself. The process pressure can be less than, greater than, or equal to atmospheric pressure. Typically, the UV cured dielectric material is UV treated for no more than or about 600 seconds, and preferably no more than about 300 seconds and, more particularly, between about 60 and about 180 seconds. Also, UV treating the dielectric material can be performed at a temperature between about room temperature and about 4500C; at a process pressure that is less than, greater than, or about equal to atmospheric pressure; at a UV power between about 0.1 and about 2,000 mW/cm2; and a UV wavelength spectrum between about 100 and about 400nm.
[0028] The disclosure is further illustrated by the following non-limiting examples.
Example 1. Wet Etch Resistance of Pre-Metal Dielectric Material
[0029] In this Example, a pre-metal dielectric material identified as Honeywell Electronic Material A (HEMA) and obtained from Honeywell Company was spin coated onto bare silicon wafers. The wafers were subjected to a conventional spin process recommended by the manufacturer. Each wafer was processed identically. The coated wafers were exposed to a UV cure process at 4250C for a period of 5 minutes. The UV cure process employed various microwave electrodeless bulbs in a Rapid Cure Exposure tool commercially available from Axcelis Technologies, Incorporated. FTIR data as shown in Figure 3 did not show any detectable absorbance changes in the low k dielectric material after the UV cure. The UV cured wafers were then exposed to a wet etching process that comprised immersing the wafers in a 40:1 and a 100:1 dilute hydrofluoric acid aqueous based solution for 2 minutes, 5 minutes, and 10 minutes. The above ratio represents the amount by weight of water to hydrofluoric acid. The results are shown in Figures 4, 5 and are shown relative to a tetraorthosilicate (TEOS) films deposited using plasma enhanced chemical vapor deposition (PECVD), which is generally known for its wet etch resistance but is unsuitable for use as a pre-metal dielectric material for advanced design rules, e.g., less than 90 nanometers.
[0030] As shown, the UV cure process clearly reduced the pre-metal dielectric wet etch resistance in the 40: 1 hydrofluoric acid solution. The etching rate was about 820 angstroms/minute for the uncured material, which was reduced to as much as about 350 angstroms/minute depending on the composition of the pre-metal dielectric material. The time variable had minimal effect. Comparable results were observed in the more dilute HF solution (100:1). However, the results were less visibly dramatic due to the relatively weak etching behavior observed as a result of the dilution.
Example 2. Wet Etch Resistance of HEMA based spin-on Dielectric Material
[003I]In this example, the HEMA pre-metal spin-on dielectric material was spin coated onto blank wafers as in Example 1. In addition, a nanoglass spin on dielectric material available from the Honeywell Corporation under the identifier NGX was spin coated onto blank wafers. The wafers were exposed to UV radiation produced in the RapidCure tool utilizing a Type III electrodeless bulb at 4250C for 10 minutes in an inert gas mixture. The thickness and the refractive index (RI) after the spin on dielectric was post baked and after the UV cure process were measured. Some of the wafers were further exposed to a furnace anneal process at 9000C or 10000C for 1 hour. Percent shrinkage is calculated based on the thickness before and after UV cure process, and anneal, if applicable. In this Example, wafer set number 1 refers to the HEMA spin coated dielectric materials, and wafer set numbers 2 and 3 refer to the spin coated NGX low k dielectric materials, wherein each wafer set represents the average of three processed wafers. The data is presented in Table 1.
Table 1.
[0032] The results show that the UV cure process exhibited minimal shrinkage and minimal change in refractive index. However, the post anneal process did cause film densifϊcation and/or loss as well as an increase in the refractive index. The relevant peaks associated with the dielectric material obtained from FTIR data is presented in Table 2. PB refers to the dielectric material after a spin coating and post bake process; PC refers to the PB dielectric after UV curing; and PA refers to the dielectric after PB and PC and exposure to a furnace anneal process.
Table 2.
[0033] The FTIR data showed that the UV cure process leads to a decreased C=C peak and exhibited minimal effect on the Si-OH content of the pre-metal dielectric material.
Example 3.
[0034] In this Example, the dielectric constant and breakdown voltage was measured before and after the UV cure process as in Example 1. Spin low k dielectrics identified as HEMA (ml), (m2), and (m3) were coated using a conventional spin coat process as recommended by the manufacturer for the particular low k dielectric. The results are shown in Table 3 below.
Table 3.
[0035] In each instance, exposing the spin-on dielectric material to the UV cure process advantageously decreased the dielectric constant. Along with the decrease in dielectric constant a concomitant increase in breakdown voltage was observed.
Example 4.
[0036] In this Example, the effect caused by the use of different purge gases in the process chamber was observed. The wafers were processed as in Example 1. NR(I) refers to the use of helium as the inert gas whereas NR(2) refers to the use of a hydrogen/helium gas mixture. As shown in Figures 6, 7, the UV cure process significantly improved wet etch resistance in dilute hydrofluoric acid solutions of 40:1 and 100:1. In some instances, wet etch resistance was superior to a TEOS PECVD deposited film. Figures 8 and 9 graphically illustrate dielectric constant and breakdown voltage for the respective films. The UV cure process significantly improves dielectric constant and breakdown voltage.
[0037] While the disclosure has been described with reference to an exemplary embodiment, it will be understood by those skilled in the art that various changes may be made and equivalents may be substituted for elements thereof without departing from the scope of the disclosure. In addition, many modifications may be made to adapt a particular situation or material to the teachings of the disclosure without departing from the essential scope thereof. Therefore, it is intended that the disclosure not be limited to the particular embodiment disclosed as the best mode contemplated for carrying out this disclosure, but that the disclosure will include all embodiments falling within the scope of the appended claims.

Claims

1. A UV curing process for a dielectric material used in pre-metal and shallow trench isolation applications, comprising:
coating a dielectric material onto a substrate; and
exposing the dielectric material to ultraviolet radiation in an amount effective to reduce an organic content in the dielectric material.
2. The process of Claim 1, wherein exposing the dielectric material to the ultraviolet radiation comprises forming an atmosphere about the dielectric material, wherein the atmosphere comprises N2, H2, Ar, He, Ne, H2O vapor, CO2, Oz, CxHy, CxFy, CxH2Fy, and mixtures thereof, wherein x is an integer between 1 and 6, y is an integer between 4 and 14, and z is an integer between 1 and 3.
3. The process of Claim 1, wherein the ultraviolet radiation pattern comprises wavelengths greater than 150 nanometers to less than 400 nanometers.
4. The process of Claim 1, further comprising heating the substrate during the exposure.
5. The process of Claim 1, wherein the pre-metal dielectric material comprises hydrogen silsesquioxan.es, alkyl silsesquioxanes, carbon doped oxides, hydrogenated silicon oxy-carbides, B-staged polymers, arylcyclobutene-based polymers, polyphenylene-based polymers, polyarylene ethers, polyimides, porous silicas, and combinations comprising at least one of the foregoing dielectric materials.
6. The process of Claim 1, wherein the spin on pre-metal dielectric material has substantially the same dielectric constant before and after exposure to the ultraviolet radiation.
7. The process of Claim 1, wherein the elastic modulus property and/or the hardness property of the pre-metal dielectric material increases by at least about 50% during the exposure.
8. The process of Claim 1, wherein exposing the spin on pre-metal dielectric material to the ultraviolet radiation pattern for a period of time and intensity is effective to decrease the dielectric constant.
9. The process of Claim 1, further comprising exposing the spin on pre- metal dielectric material to a furnace cure process or a hot place cure process subsequent to exposing the spin on pre-metal dielectric material to the ultraviolet radiation pattern.
10. A UV curing process for a dielectric material used in pre-metal and shallow trench isolation applications, comprising:
coating a dielectric material onto a substrate; and
exposing the dielectric material to ultraviolet radiation in an amount effective to densify the dielectric material.
11. The process of Claim 10, wherein exposing the dielectric material to the ultraviolet radiation comprises forming an atmosphere about the dielectric material, wherein the atmosphere comprises N2, H2, Ar, He, Ne, H2O vapor, CO2, Oz, CxHy, CxFy, CxHzFy, and mixtures thereof, wherein x is an integer between 1 and 6, y is an integer between 4 and 14, and z is an integer between 1 and 3.
12. The process of Claim 10, wherein the ultraviolet radiation pattern comprises wavelengths greater than 150 nanometers to less than 400 nanometers.
13. The process of Claim 10, further comprising heating the substrate during the exposure.
14. The process of Claim 10, wherein the pre-metal dielectric material comprises hydrogen silsesquioxanes, alkyl silsesquioxanes, carbon doped oxides, hydrogenated silicon oxy-carbides, B-staged polymers, arylcyclobutene-based polymers, polyphenylene-based polymers, polyarylene ethers, polyimides, porous silicas, and combinations comprising at least one of the foregoing dielectric materials.
15. The process of Claim 10, wherein the spin on pre-metal dielectric material has substantially the same dielectric constant before and after exposure to the ultraviolet radiation.
16. The process of Claim 10, wherein the elastic modulus property and/or the hardness property of the pre-metal dielectric material increases by at least about 50% during the exposure.
17. The process of Claim 10, wherein exposing the spin on pre-metal dielectric material to the ultraviolet radiation pattern for a period of time and intensity is effective to decrease the dielectric constant.
18. The process of Claim 10, further comprising exposing the spin on pre- metal dielectric material to a furnace cure process or a hot place cure process subsequent to exposing the spin on pre-metal dielectric material to the ultraviolet radiation pattern.
19. A UV curing process for a dielectric material used in pre-metal and shallow trench isolation applications, comprising:
coating a dielectric material onto a substrate; and
exposing the dielectric material to ultraviolet radiation in an amount effective to increase a wet etch resistance of the dielectric material , wherein the wet etch resistance increases relative to a wet etching rate of the dielectric material prior to the exposure.
20. A process for curing a spin on pre-metal dielectric material coated onto a surface of a substrate, comprising:
coating a spin on pre-metal dielectric material onto a substrate;
exposing the spin on pre-metal dielectric material to a first ultraviolet radiation pattern for a period of time and intensity effective to increase an elastic modulus property and/or a hardness property of the pre-metal dielectric material; and
exposing the spin on pre-metal dielectric material to a second ultraviolet radiation pattern for a period of time and intensity effective to further increase the elastic modulus property and/or the hardness property of the pre-metal dielectric material, wherein the first and second ultraviolet radiation patterns are different.
21. The process of Claim 20, wherein the first and second ultraviolet radiation patterns comprise wavelengths greater than 150 nanometers to less than 400 nanometers.
22. The process of Claim 20, further comprising heating the substrate during the exposure.
23. The process of Claim 20, wherein the pre-metal dielectric material comprises hydrogen silsesquioxanes, alkyl silsesquioxanes, carbon doped oxides, hydrogenated silicon oxy-carbides, B-staged polymers, arylcyclobutene-based polymers, polyphenylene-based polymers, polyarylene ethers, polyimides, porous silicas, and combinations comprising at least one of the foregoing dielectric materials.
24 The process of Claim 20, wherein coating the spin on pre-metal dielectric material onto the substrate is at an aspect ratio greater than 300 nanometers.
EP05769209A 2005-06-09 2005-06-09 Ultraviolet curing process for spin-on dielectric materials used in pre-metal and/or shallow trench isolation applications Withdrawn EP1889287A1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/US2005/020861 WO2007027165A1 (en) 2005-06-09 2005-06-09 Ultraviolet curing process for spin-on dielectric materials used in pre-metal and/or shallow trench isolation applications

Publications (1)

Publication Number Publication Date
EP1889287A1 true EP1889287A1 (en) 2008-02-20

Family

ID=35229682

Family Applications (1)

Application Number Title Priority Date Filing Date
EP05769209A Withdrawn EP1889287A1 (en) 2005-06-09 2005-06-09 Ultraviolet curing process for spin-on dielectric materials used in pre-metal and/or shallow trench isolation applications

Country Status (4)

Country Link
EP (1) EP1889287A1 (en)
JP (1) JP2008544484A (en)
CN (1) CN101194344A (en)
WO (1) WO2007027165A1 (en)

Families Citing this family (356)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10378106B2 (en) 2008-11-14 2019-08-13 Asm Ip Holding B.V. Method of forming insulation film by modified PEALD
US9394608B2 (en) 2009-04-06 2016-07-19 Asm America, Inc. Semiconductor processing reactor and components thereof
US8802201B2 (en) 2009-08-14 2014-08-12 Asm America, Inc. Systems and methods for thin-film deposition of metal oxides using excited nitrogen-oxygen species
US9312155B2 (en) 2011-06-06 2016-04-12 Asm Japan K.K. High-throughput semiconductor-processing apparatus equipped with multiple dual-chamber modules
US10364496B2 (en) 2011-06-27 2019-07-30 Asm Ip Holding B.V. Dual section module having shared and unshared mass flow controllers
US10854498B2 (en) 2011-07-15 2020-12-01 Asm Ip Holding B.V. Wafer-supporting device and method for producing same
US20130023129A1 (en) 2011-07-20 2013-01-24 Asm America, Inc. Pressure transmitter for a semiconductor processing environment
US9017481B1 (en) 2011-10-28 2015-04-28 Asm America, Inc. Process feed management for semiconductor substrate processing
US9659799B2 (en) 2012-08-28 2017-05-23 Asm Ip Holding B.V. Systems and methods for dynamic semiconductor process scheduling
US10714315B2 (en) 2012-10-12 2020-07-14 Asm Ip Holdings B.V. Semiconductor reaction chamber showerhead
US20160376700A1 (en) 2013-02-01 2016-12-29 Asm Ip Holding B.V. System for treatment of deposition reactor
US9589770B2 (en) 2013-03-08 2017-03-07 Asm Ip Holding B.V. Method and systems for in-situ formation of intermediate reactive species
US9484191B2 (en) 2013-03-08 2016-11-01 Asm Ip Holding B.V. Pulsed remote plasma method and system
US9240412B2 (en) 2013-09-27 2016-01-19 Asm Ip Holding B.V. Semiconductor structure and device and methods of forming same using selective epitaxial process
US10683571B2 (en) 2014-02-25 2020-06-16 Asm Ip Holding B.V. Gas supply manifold and method of supplying gases to chamber using same
US10167557B2 (en) 2014-03-18 2019-01-01 Asm Ip Holding B.V. Gas distribution system, reactor including the system, and methods of using the same
US11015245B2 (en) 2014-03-19 2021-05-25 Asm Ip Holding B.V. Gas-phase reactor and system having exhaust plenum and components thereof
US10858737B2 (en) 2014-07-28 2020-12-08 Asm Ip Holding B.V. Showerhead assembly and components thereof
US9890456B2 (en) 2014-08-21 2018-02-13 Asm Ip Holding B.V. Method and system for in situ formation of gas-phase compounds
US9657845B2 (en) 2014-10-07 2017-05-23 Asm Ip Holding B.V. Variable conductance gas distribution apparatus and method
US10941490B2 (en) 2014-10-07 2021-03-09 Asm Ip Holding B.V. Multiple temperature range susceptor, assembly, reactor and system including the susceptor, and methods of using the same
KR102263121B1 (en) 2014-12-22 2021-06-09 에이에스엠 아이피 홀딩 비.브이. Semiconductor device and manufacuring method thereof
US10529542B2 (en) 2015-03-11 2020-01-07 Asm Ip Holdings B.V. Cross-flow reactor and method
US10276355B2 (en) 2015-03-12 2019-04-30 Asm Ip Holding B.V. Multi-zone reactor, system including the reactor, and method of using the same
US10458018B2 (en) 2015-06-26 2019-10-29 Asm Ip Holding B.V. Structures including metal carbide material, devices including the structures, and methods of forming same
US10600673B2 (en) 2015-07-07 2020-03-24 Asm Ip Holding B.V. Magnetic susceptor to baseplate seal
US9960072B2 (en) 2015-09-29 2018-05-01 Asm Ip Holding B.V. Variable adjustment for precise matching of multiple chamber cavity housings
US10211308B2 (en) 2015-10-21 2019-02-19 Asm Ip Holding B.V. NbMC layers
US10322384B2 (en) 2015-11-09 2019-06-18 Asm Ip Holding B.V. Counter flow mixer for process chamber
US11139308B2 (en) 2015-12-29 2021-10-05 Asm Ip Holding B.V. Atomic layer deposition of III-V compounds to form V-NAND devices
US10529554B2 (en) 2016-02-19 2020-01-07 Asm Ip Holding B.V. Method for forming silicon nitride film selectively on sidewalls or flat surfaces of trenches
US10468251B2 (en) 2016-02-19 2019-11-05 Asm Ip Holding B.V. Method for forming spacers using silicon nitride film for spacer-defined multiple patterning
US10501866B2 (en) 2016-03-09 2019-12-10 Asm Ip Holding B.V. Gas distribution apparatus for improved film uniformity in an epitaxial system
US10343920B2 (en) 2016-03-18 2019-07-09 Asm Ip Holding B.V. Aligned carbon nanotubes
US9892913B2 (en) 2016-03-24 2018-02-13 Asm Ip Holding B.V. Radial and thickness control via biased multi-port injection settings
US10190213B2 (en) 2016-04-21 2019-01-29 Asm Ip Holding B.V. Deposition of metal borides
US10865475B2 (en) 2016-04-21 2020-12-15 Asm Ip Holding B.V. Deposition of metal borides and silicides
US10032628B2 (en) 2016-05-02 2018-07-24 Asm Ip Holding B.V. Source/drain performance through conformal solid state doping
US10367080B2 (en) 2016-05-02 2019-07-30 Asm Ip Holding B.V. Method of forming a germanium oxynitride film
KR102592471B1 (en) 2016-05-17 2023-10-20 에이에스엠 아이피 홀딩 비.브이. Method of forming metal interconnection and method of fabricating semiconductor device using the same
US10388509B2 (en) 2016-06-28 2019-08-20 Asm Ip Holding B.V. Formation of epitaxial layers via dislocation filtering
US9859151B1 (en) 2016-07-08 2018-01-02 Asm Ip Holding B.V. Selective film deposition method to form air gaps
US10612137B2 (en) 2016-07-08 2020-04-07 Asm Ip Holdings B.V. Organic reactants for atomic layer deposition
US10714385B2 (en) 2016-07-19 2020-07-14 Asm Ip Holding B.V. Selective deposition of tungsten
KR102354490B1 (en) 2016-07-27 2022-01-21 에이에스엠 아이피 홀딩 비.브이. Method of processing a substrate
US9812320B1 (en) 2016-07-28 2017-11-07 Asm Ip Holding B.V. Method and apparatus for filling a gap
US9887082B1 (en) 2016-07-28 2018-02-06 Asm Ip Holding B.V. Method and apparatus for filling a gap
KR102532607B1 (en) 2016-07-28 2023-05-15 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus and method of operating the same
US10395919B2 (en) 2016-07-28 2019-08-27 Asm Ip Holding B.V. Method and apparatus for filling a gap
US10410943B2 (en) 2016-10-13 2019-09-10 Asm Ip Holding B.V. Method for passivating a surface of a semiconductor and related systems
US10643826B2 (en) 2016-10-26 2020-05-05 Asm Ip Holdings B.V. Methods for thermally calibrating reaction chambers
US11532757B2 (en) 2016-10-27 2022-12-20 Asm Ip Holding B.V. Deposition of charge trapping layers
US10643904B2 (en) 2016-11-01 2020-05-05 Asm Ip Holdings B.V. Methods for forming a semiconductor device and related semiconductor device structures
US10714350B2 (en) 2016-11-01 2020-07-14 ASM IP Holdings, B.V. Methods for forming a transition metal niobium nitride film on a substrate by atomic layer deposition and related semiconductor device structures
US10435790B2 (en) 2016-11-01 2019-10-08 Asm Ip Holding B.V. Method of subatmospheric plasma-enhanced ALD using capacitively coupled electrodes with narrow gap
US10229833B2 (en) 2016-11-01 2019-03-12 Asm Ip Holding B.V. Methods for forming a transition metal nitride film on a substrate by atomic layer deposition and related semiconductor device structures
US10134757B2 (en) 2016-11-07 2018-11-20 Asm Ip Holding B.V. Method of processing a substrate and a device manufactured by using the method
KR102546317B1 (en) 2016-11-15 2023-06-21 에이에스엠 아이피 홀딩 비.브이. Gas supply unit and substrate processing apparatus including the same
US10340135B2 (en) 2016-11-28 2019-07-02 Asm Ip Holding B.V. Method of topologically restricted plasma-enhanced cyclic deposition of silicon or metal nitride
KR102762543B1 (en) 2016-12-14 2025-02-05 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
US11447861B2 (en) 2016-12-15 2022-09-20 Asm Ip Holding B.V. Sequential infiltration synthesis apparatus and a method of forming a patterned structure
US11581186B2 (en) 2016-12-15 2023-02-14 Asm Ip Holding B.V. Sequential infiltration synthesis apparatus
KR102700194B1 (en) 2016-12-19 2024-08-28 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
US10269558B2 (en) 2016-12-22 2019-04-23 Asm Ip Holding B.V. Method of forming a structure on a substrate
US10867788B2 (en) 2016-12-28 2020-12-15 Asm Ip Holding B.V. Method of forming a structure on a substrate
US11390950B2 (en) 2017-01-10 2022-07-19 Asm Ip Holding B.V. Reactor system and method to reduce residue buildup during a film deposition process
KR102720682B1 (en) * 2017-01-16 2024-10-24 삼성디스플레이 주식회사 Photoresist stripping apparatus, methods of stripping photoresist and forming thin film pattern using the same
US10655221B2 (en) 2017-02-09 2020-05-19 Asm Ip Holding B.V. Method for depositing oxide film by thermal ALD and PEALD
US10468261B2 (en) 2017-02-15 2019-11-05 Asm Ip Holding B.V. Methods for forming a metallic film on a substrate by cyclical deposition and related semiconductor device structures
US10283353B2 (en) 2017-03-29 2019-05-07 Asm Ip Holding B.V. Method of reforming insulating film deposited on substrate with recess pattern
US10529563B2 (en) 2017-03-29 2020-01-07 Asm Ip Holdings B.V. Method for forming doped metal oxide films on a substrate by cyclical deposition and related semiconductor device structures
US10103040B1 (en) 2017-03-31 2018-10-16 Asm Ip Holding B.V. Apparatus and method for manufacturing a semiconductor device
KR102457289B1 (en) 2017-04-25 2022-10-21 에이에스엠 아이피 홀딩 비.브이. Method for depositing a thin film and manufacturing a semiconductor device
US10770286B2 (en) 2017-05-08 2020-09-08 Asm Ip Holdings B.V. Methods for selectively forming a silicon nitride film on a substrate and related semiconductor device structures
US10446393B2 (en) 2017-05-08 2019-10-15 Asm Ip Holding B.V. Methods for forming silicon-containing epitaxial layers and related semiconductor device structures
US10892156B2 (en) 2017-05-08 2021-01-12 Asm Ip Holding B.V. Methods for forming a silicon nitride film on a substrate and related semiconductor device structures
US10504742B2 (en) 2017-05-31 2019-12-10 Asm Ip Holding B.V. Method of atomic layer etching using hydrogen plasma
US10886123B2 (en) 2017-06-02 2021-01-05 Asm Ip Holding B.V. Methods for forming low temperature semiconductor layers and related semiconductor device structures
US12040200B2 (en) 2017-06-20 2024-07-16 Asm Ip Holding B.V. Semiconductor processing apparatus and methods for calibrating a semiconductor processing apparatus
US11306395B2 (en) 2017-06-28 2022-04-19 Asm Ip Holding B.V. Methods for depositing a transition metal nitride film on a substrate by atomic layer deposition and related deposition apparatus
US10685834B2 (en) 2017-07-05 2020-06-16 Asm Ip Holdings B.V. Methods for forming a silicon germanium tin layer and related semiconductor device structures
KR20190009245A (en) 2017-07-18 2019-01-28 에이에스엠 아이피 홀딩 비.브이. Methods for forming a semiconductor device structure and related semiconductor device structures
US11374112B2 (en) 2017-07-19 2022-06-28 Asm Ip Holding B.V. Method for depositing a group IV semiconductor and related semiconductor device structures
US11018002B2 (en) 2017-07-19 2021-05-25 Asm Ip Holding B.V. Method for selectively depositing a Group IV semiconductor and related semiconductor device structures
US10541333B2 (en) 2017-07-19 2020-01-21 Asm Ip Holding B.V. Method for depositing a group IV semiconductor and related semiconductor device structures
US10590535B2 (en) 2017-07-26 2020-03-17 Asm Ip Holdings B.V. Chemical treatment, deposition and/or infiltration apparatus and method for using the same
US10605530B2 (en) 2017-07-26 2020-03-31 Asm Ip Holding B.V. Assembly of a liner and a flange for a vertical furnace as well as the liner and the vertical furnace
US10312055B2 (en) 2017-07-26 2019-06-04 Asm Ip Holding B.V. Method of depositing film by PEALD using negative bias
TWI815813B (en) 2017-08-04 2023-09-21 荷蘭商Ａｓｍ智慧財產控股公司 Showerhead assembly for distributing a gas within a reaction chamber
US10770336B2 (en) 2017-08-08 2020-09-08 Asm Ip Holding B.V. Substrate lift mechanism and reactor including same
US10692741B2 (en) 2017-08-08 2020-06-23 Asm Ip Holdings B.V. Radiation shield
US10249524B2 (en) 2017-08-09 2019-04-02 Asm Ip Holding B.V. Cassette holder assembly for a substrate cassette and holding member for use in such assembly
US11769682B2 (en) 2017-08-09 2023-09-26 Asm Ip Holding B.V. Storage apparatus for storing cassettes for substrates and processing apparatus equipped therewith
US11139191B2 (en) 2017-08-09 2021-10-05 Asm Ip Holding B.V. Storage apparatus for storing cassettes for substrates and processing apparatus equipped therewith
USD900036S1 (en) 2017-08-24 2020-10-27 Asm Ip Holding B.V. Heater electrical connector and adapter
US11830730B2 (en) 2017-08-29 2023-11-28 Asm Ip Holding B.V. Layer forming method and apparatus
US11295980B2 (en) 2017-08-30 2022-04-05 Asm Ip Holding B.V. Methods for depositing a molybdenum metal film over a dielectric surface of a substrate by a cyclical deposition process and related semiconductor device structures
US11056344B2 (en) 2017-08-30 2021-07-06 Asm Ip Holding B.V. Layer forming method
KR102491945B1 (en) 2017-08-30 2023-01-26 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
KR102401446B1 (en) 2017-08-31 2022-05-24 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
US10607895B2 (en) 2017-09-18 2020-03-31 Asm Ip Holdings B.V. Method for forming a semiconductor device structure comprising a gate fill metal
KR102630301B1 (en) 2017-09-21 2024-01-29 에이에스엠 아이피 홀딩 비.브이. Method of sequential infiltration synthesis treatment of infiltrateable material and structures and devices formed using same
US10844484B2 (en) 2017-09-22 2020-11-24 Asm Ip Holding B.V. Apparatus for dispensing a vapor phase reactant to a reaction chamber and related methods
US10658205B2 (en) 2017-09-28 2020-05-19 Asm Ip Holdings B.V. Chemical dispensing apparatus and methods for dispensing a chemical to a reaction chamber
US10403504B2 (en) 2017-10-05 2019-09-03 Asm Ip Holding B.V. Method for selectively depositing a metallic film on a substrate
US10319588B2 (en) 2017-10-10 2019-06-11 Asm Ip Holding B.V. Method for depositing a metal chalcogenide on a substrate by cyclical deposition
US10923344B2 (en) 2017-10-30 2021-02-16 Asm Ip Holding B.V. Methods for forming a semiconductor structure and related semiconductor structures
KR102443047B1 (en) 2017-11-16 2022-09-14 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus method and apparatus manufactured thereby
US10910262B2 (en) 2017-11-16 2021-02-02 Asm Ip Holding B.V. Method of selectively depositing a capping layer structure on a semiconductor device structure
US11022879B2 (en) 2017-11-24 2021-06-01 Asm Ip Holding B.V. Method of forming an enhanced unexposed photoresist layer
CN111316417B (en) 2017-11-27 2023-12-22 阿斯莫Ip控股公司 Storage device for use with batch furnaces for storing wafer cassettes
JP7206265B2 (en) 2017-11-27 2023-01-17 エーエスエム アイピー ホールディング ビー．ブイ． Equipment with a clean mini-environment
US10290508B1 (en) 2017-12-05 2019-05-14 Asm Ip Holding B.V. Method for forming vertical spacers for spacer-defined patterning
US10872771B2 (en) 2018-01-16 2020-12-22 Asm Ip Holding B. V. Method for depositing a material film on a substrate within a reaction chamber by a cyclical deposition process and related device structures
CN111630203A (en) 2018-01-19 2020-09-04 Asm Ip私人控股有限公司 Method of depositing a gap fill layer by plasma assisted deposition
TWI799494B (en) 2018-01-19 2023-04-21 荷蘭商Ａｓｍ 智慧財產控股公司 Deposition method
USD903477S1 (en) 2018-01-24 2020-12-01 Asm Ip Holdings B.V. Metal clamp
US11018047B2 (en) 2018-01-25 2021-05-25 Asm Ip Holding B.V. Hybrid lift pin
US10535516B2 (en) 2018-02-01 2020-01-14 Asm Ip Holdings B.V. Method for depositing a semiconductor structure on a surface of a substrate and related semiconductor structures
USD880437S1 (en) 2018-02-01 2020-04-07 Asm Ip Holding B.V. Gas supply plate for semiconductor manufacturing apparatus
US11081345B2 (en) 2018-02-06 2021-08-03 Asm Ip Holding B.V. Method of post-deposition treatment for silicon oxide film
JP7124098B2 (en) 2018-02-14 2022-08-23 エーエスエム・アイピー・ホールディング・ベー・フェー Method for depositing a ruthenium-containing film on a substrate by a cyclical deposition process
US10896820B2 (en) 2018-02-14 2021-01-19 Asm Ip Holding B.V. Method for depositing a ruthenium-containing film on a substrate by a cyclical deposition process
US10731249B2 (en) 2018-02-15 2020-08-04 Asm Ip Holding B.V. Method of forming a transition metal containing film on a substrate by a cyclical deposition process, a method for supplying a transition metal halide compound to a reaction chamber, and related vapor deposition apparatus
US10658181B2 (en) 2018-02-20 2020-05-19 Asm Ip Holding B.V. Method of spacer-defined direct patterning in semiconductor fabrication
KR102636427B1 (en) 2018-02-20 2024-02-13 에이에스엠 아이피 홀딩 비.브이. Substrate processing method and apparatus
US10975470B2 (en) 2018-02-23 2021-04-13 Asm Ip Holding B.V. Apparatus for detecting or monitoring for a chemical precursor in a high temperature environment
US11473195B2 (en) 2018-03-01 2022-10-18 Asm Ip Holding B.V. Semiconductor processing apparatus and a method for processing a substrate
US11114283B2 (en) 2018-03-16 2021-09-07 Asm Ip Holding B.V. Reactor, system including the reactor, and methods of manufacturing and using same
KR102646467B1 (en) 2018-03-27 2024-03-11 에이에스엠 아이피 홀딩 비.브이. Method of forming an electrode on a substrate and a semiconductor device structure including an electrode
US10510536B2 (en) 2018-03-29 2019-12-17 Asm Ip Holding B.V. Method of depositing a co-doped polysilicon film on a surface of a substrate within a reaction chamber
US11230766B2 (en) 2018-03-29 2022-01-25 Asm Ip Holding B.V. Substrate processing apparatus and method
US11088002B2 (en) 2018-03-29 2021-08-10 Asm Ip Holding B.V. Substrate rack and a substrate processing system and method
KR102501472B1 (en) 2018-03-30 2023-02-20 에이에스엠 아이피 홀딩 비.브이. Substrate processing method
KR102600229B1 (en) 2018-04-09 2023-11-10 에이에스엠 아이피 홀딩 비.브이. Substrate supporting device, substrate processing apparatus including the same and substrate processing method
US12025484B2 (en) 2018-05-08 2024-07-02 Asm Ip Holding B.V. Thin film forming method
KR102709511B1 (en) 2018-05-08 2024-09-24 에이에스엠 아이피 홀딩 비.브이. Methods for depositing an oxide film on a substrate by a cyclical deposition process and related device structures
US12272527B2 (en) 2018-05-09 2025-04-08 Asm Ip Holding B.V. Apparatus for use with hydrogen radicals and method of using same
TWI816783B (en) 2018-05-11 2023-10-01 荷蘭商Ａｓｍ 智慧財產控股公司 Methods for forming a doped metal carbide film on a substrate and related semiconductor device structures
KR102596988B1 (en) 2018-05-28 2023-10-31 에이에스엠 아이피 홀딩 비.브이. Method of processing a substrate and a device manufactured by the same
TWI840362B (en) 2018-06-04 2024-05-01 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Wafer handling chamber with moisture reduction
US11718913B2 (en) 2018-06-04 2023-08-08 Asm Ip Holding B.V. Gas distribution system and reactor system including same
US11286562B2 (en) 2018-06-08 2022-03-29 Asm Ip Holding B.V. Gas-phase chemical reactor and method of using same
US10797133B2 (en) 2018-06-21 2020-10-06 Asm Ip Holding B.V. Method for depositing a phosphorus doped silicon arsenide film and related semiconductor device structures
KR102568797B1 (en) 2018-06-21 2023-08-21 에이에스엠 아이피 홀딩 비.브이. Substrate processing system
KR20250134000A (en) 2018-06-27 2025-09-09 에이에스엠 아이피 홀딩 비.브이. Cyclic deposition methods for forming metal-containing material and films and structures including the metal-containing material
US11499222B2 (en) 2018-06-27 2022-11-15 Asm Ip Holding B.V. Cyclic deposition methods for forming metal-containing material and films and structures including the metal-containing material
US10612136B2 (en) 2018-06-29 2020-04-07 ASM IP Holding, B.V. Temperature-controlled flange and reactor system including same
KR102686758B1 (en) 2018-06-29 2024-07-18 에이에스엠 아이피 홀딩 비.브이. Method for depositing a thin film and manufacturing a semiconductor device
US10388513B1 (en) 2018-07-03 2019-08-20 Asm Ip Holding B.V. Method for depositing silicon-free carbon-containing film as gap-fill layer by pulse plasma-assisted deposition
US10755922B2 (en) 2018-07-03 2020-08-25 Asm Ip Holding B.V. Method for depositing silicon-free carbon-containing film as gap-fill layer by pulse plasma-assisted deposition
US10767789B2 (en) 2018-07-16 2020-09-08 Asm Ip Holding B.V. Diaphragm valves, valve components, and methods for forming valve components
US10483099B1 (en) 2018-07-26 2019-11-19 Asm Ip Holding B.V. Method for forming thermally stable organosilicon polymer film
US11053591B2 (en) 2018-08-06 2021-07-06 Asm Ip Holding B.V. Multi-port gas injection system and reactor system including same
US10883175B2 (en) 2018-08-09 2021-01-05 Asm Ip Holding B.V. Vertical furnace for processing substrates and a liner for use therein
US10829852B2 (en) 2018-08-16 2020-11-10 Asm Ip Holding B.V. Gas distribution device for a wafer processing apparatus
US11430674B2 (en) 2018-08-22 2022-08-30 Asm Ip Holding B.V. Sensor array, apparatus for dispensing a vapor phase reactant to a reaction chamber and related methods
KR102707956B1 (en) 2018-09-11 2024-09-19 에이에스엠 아이피 홀딩 비.브이. Method for deposition of a thin film
US11024523B2 (en) 2018-09-11 2021-06-01 Asm Ip Holding B.V. Substrate processing apparatus and method
US11049751B2 (en) 2018-09-14 2021-06-29 Asm Ip Holding B.V. Cassette supply system to store and handle cassettes and processing apparatus equipped therewith
CN110970344B (en) 2018-10-01 2024-10-25 Asmip控股有限公司 Substrate holding device, system including the same and method of using the same
US11232963B2 (en) 2018-10-03 2022-01-25 Asm Ip Holding B.V. Substrate processing apparatus and method
KR102592699B1 (en) 2018-10-08 2023-10-23 에이에스엠 아이피 홀딩 비.브이. Substrate support unit and apparatuses for depositing thin film and processing the substrate including the same
US10847365B2 (en) 2018-10-11 2020-11-24 Asm Ip Holding B.V. Method of forming conformal silicon carbide film by cyclic CVD
US10811256B2 (en) 2018-10-16 2020-10-20 Asm Ip Holding B.V. Method for etching a carbon-containing feature
KR102546322B1 (en) 2018-10-19 2023-06-21 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus and substrate processing method
KR102605121B1 (en) 2018-10-19 2023-11-23 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus and substrate processing method
USD948463S1 (en) 2018-10-24 2022-04-12 Asm Ip Holding B.V. Susceptor for semiconductor substrate supporting apparatus
US10381219B1 (en) 2018-10-25 2019-08-13 Asm Ip Holding B.V. Methods for forming a silicon nitride film
US12378665B2 (en) 2018-10-26 2025-08-05 Asm Ip Holding B.V. High temperature coatings for a preclean and etch apparatus and related methods
US11087997B2 (en) 2018-10-31 2021-08-10 Asm Ip Holding B.V. Substrate processing apparatus for processing substrates
KR102748291B1 (en) 2018-11-02 2024-12-31 에이에스엠 아이피 홀딩 비.브이. Substrate support unit and substrate processing apparatus including the same
US11572620B2 (en) 2018-11-06 2023-02-07 Asm Ip Holding B.V. Methods for selectively depositing an amorphous silicon film on a substrate
US11031242B2 (en) 2018-11-07 2021-06-08 Asm Ip Holding B.V. Methods for depositing a boron doped silicon germanium film
US10847366B2 (en) 2018-11-16 2020-11-24 Asm Ip Holding B.V. Methods for depositing a transition metal chalcogenide film on a substrate by a cyclical deposition process
US10818758B2 (en) 2018-11-16 2020-10-27 Asm Ip Holding B.V. Methods for forming a metal silicate film on a substrate in a reaction chamber and related semiconductor device structures
US10559458B1 (en) 2018-11-26 2020-02-11 Asm Ip Holding B.V. Method of forming oxynitride film
US12040199B2 (en) 2018-11-28 2024-07-16 Asm Ip Holding B.V. Substrate processing apparatus for processing substrates
US11217444B2 (en) 2018-11-30 2022-01-04 Asm Ip Holding B.V. Method for forming an ultraviolet radiation responsive metal oxide-containing film
KR102636428B1 (en) 2018-12-04 2024-02-13 에이에스엠 아이피 홀딩 비.브이. A method for cleaning a substrate processing apparatus
US11158513B2 (en) 2018-12-13 2021-10-26 Asm Ip Holding B.V. Methods for forming a rhenium-containing film on a substrate by a cyclical deposition process and related semiconductor device structures
JP7504584B2 (en) 2018-12-14 2024-06-24 エーエスエム・アイピー・ホールディング・ベー・フェー Method and system for forming device structures using selective deposition of gallium nitride - Patents.com
TWI819180B (en) 2019-01-17 2023-10-21 荷蘭商Ａｓｍ 智慧財產控股公司 Methods of forming a transition metal containing film on a substrate by a cyclical deposition process
KR102727227B1 (en) 2019-01-22 2024-11-07 에이에스엠 아이피 홀딩 비.브이. Semiconductor processing device
CN111524788B (en) 2019-02-01 2023-11-24 Asm Ip私人控股有限公司 Method for forming topologically selective films of silicon oxide
US11482533B2 (en) 2019-02-20 2022-10-25 Asm Ip Holding B.V. Apparatus and methods for plug fill deposition in 3-D NAND applications
TWI845607B (en) 2019-02-20 2024-06-21 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Cyclical deposition method and apparatus for filling a recess formed within a substrate surface
KR102626263B1 (en) 2019-02-20 2024-01-16 에이에스엠 아이피 홀딩 비.브이. Cyclical deposition method including treatment step and apparatus for same
KR102638425B1 (en) 2019-02-20 2024-02-21 에이에스엠 아이피 홀딩 비.브이. Method and apparatus for filling a recess formed within a substrate surface
TWI842826B (en) 2019-02-22 2024-05-21 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Substrate processing apparatus and method for processing substrate
KR102858005B1 (en) 2019-03-08 2025-09-09 에이에스엠 아이피 홀딩 비.브이. Method for Selective Deposition of Silicon Nitride Layer and Structure Including Selectively-Deposited Silicon Nitride Layer
KR102762833B1 (en) 2019-03-08 2025-02-04 에이에스엠 아이피 홀딩 비.브이. STRUCTURE INCLUDING SiOCN LAYER AND METHOD OF FORMING SAME
KR102782593B1 (en) 2019-03-08 2025-03-14 에이에스엠 아이피 홀딩 비.브이. Structure Including SiOC Layer and Method of Forming Same
JP2020167398A (en) 2019-03-28 2020-10-08 エーエスエム・アイピー・ホールディング・ベー・フェー Door openers and substrate processing equipment provided with door openers
KR102809999B1 (en) 2019-04-01 2025-05-19 에이에스엠 아이피 홀딩 비.브이. Method of manufacturing semiconductor device
US11447864B2 (en) 2019-04-19 2022-09-20 Asm Ip Holding B.V. Layer forming method and apparatus
KR20200125453A (en) 2019-04-24 2020-11-04 에이에스엠 아이피 홀딩 비.브이. Gas-phase reactor system and method of using same
KR102869364B1 (en) 2019-05-07 2025-10-10 에이에스엠 아이피 홀딩 비.브이. Method for Reforming Amorphous Carbon Polymer Film
KR102929471B1 (en) 2019-05-07 2026-02-20 에이에스엠 아이피 홀딩 비.브이. Chemical source vessel with dip tube
KR102929472B1 (en) 2019-05-10 2026-02-20 에이에스엠 아이피 홀딩 비.브이. Method of depositing material onto a surface and structure formed according to the method
JP7612342B2 (en) 2019-05-16 2025-01-14 エーエスエム・アイピー・ホールディング・ベー・フェー Wafer boat handling apparatus, vertical batch furnace and method
JP7598201B2 (en) 2019-05-16 2024-12-11 エーエスエム・アイピー・ホールディング・ベー・フェー Wafer boat handling apparatus, vertical batch furnace and method
USD947913S1 (en) 2019-05-17 2022-04-05 Asm Ip Holding B.V. Susceptor shaft
USD975665S1 (en) 2019-05-17 2023-01-17 Asm Ip Holding B.V. Susceptor shaft
USD935572S1 (en) 2019-05-24 2021-11-09 Asm Ip Holding B.V. Gas channel plate
USD922229S1 (en) 2019-06-05 2021-06-15 Asm Ip Holding B.V. Device for controlling a temperature of a gas supply unit
KR20200141003A (en) 2019-06-06 2020-12-17 에이에스엠 아이피 홀딩 비.브이. Gas-phase reactor system including a gas detector
KR102918757B1 (en) 2019-06-10 2026-01-28 에이에스엠 아이피 홀딩 비.브이. Method for cleaning quartz epitaxial chambers
KR20200143254A (en) 2019-06-11 2020-12-23 에이에스엠 아이피 홀딩 비.브이. Method of forming an electronic structure using an reforming gas, system for performing the method, and structure formed using the method
USD944946S1 (en) 2019-06-14 2022-03-01 Asm Ip Holding B.V. Shower plate
USD931978S1 (en) 2019-06-27 2021-09-28 Asm Ip Holding B.V. Showerhead vacuum transport
KR102911421B1 (en) 2019-07-03 2026-01-12 에이에스엠 아이피 홀딩 비.브이. Temperature control assembly for substrate processing apparatus and method of using same
JP7499079B2 (en) 2019-07-09 2024-06-13 エーエスエム・アイピー・ホールディング・ベー・フェー Plasma device using coaxial waveguide and substrate processing method
CN112216646B (en) 2019-07-10 2026-02-10 Asmip私人控股有限公司 Substrate support assembly and substrate processing apparatus including the thereof
KR102895115B1 (en) 2019-07-16 2025-12-03 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
KR102860110B1 (en) 2019-07-17 2025-09-16 에이에스엠 아이피 홀딩 비.브이. Methods of forming silicon germanium structures
KR102955799B1 (en) 2019-07-17 2026-04-21 에이에스엠 아이피 홀딩 비.브이. Radical assist ignition plasma system and method
US11643724B2 (en) 2019-07-18 2023-05-09 Asm Ip Holding B.V. Method of forming structures using a neutral beam
TWI839544B (en) 2019-07-19 2024-04-21 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Method of forming topology-controlled amorphous carbon polymer film
KR102903090B1 (en) 2019-07-19 2025-12-19 에이에스엠 아이피 홀딩 비.브이. Method of Forming Topology-Controlled Amorphous Carbon Polymer Film
TWI851767B (en) 2019-07-29 2024-08-11 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Methods for selective deposition utilizing n-type dopants and/or alternative dopants to achieve high dopant incorporation
CN112309899B (en) 2019-07-30 2025-11-14 Asmip私人控股有限公司 Substrate processing equipment
CN112309900B (en) 2019-07-30 2025-11-04 Asmip私人控股有限公司 Substrate processing equipment
KR20210015655A (en) 2019-07-30 2021-02-10 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus and method
US11227782B2 (en) 2019-07-31 2022-01-18 Asm Ip Holding B.V. Vertical batch furnace assembly
US11587815B2 (en) 2019-07-31 2023-02-21 Asm Ip Holding B.V. Vertical batch furnace assembly
US11587814B2 (en) 2019-07-31 2023-02-21 Asm Ip Holding B.V. Vertical batch furnace assembly
US12622218B2 (en) 2019-07-31 2026-05-05 Asm Ip Holding B.V. Cassette lid opening device
CN112323048B (en) 2019-08-05 2024-02-09 Asm Ip私人控股有限公司 Liquid level sensor for chemical source container
KR20210018761A (en) 2019-08-09 2021-02-18 에이에스엠 아이피 홀딩 비.브이. heater assembly including cooling apparatus and method of using same
USD965044S1 (en) 2019-08-19 2022-09-27 Asm Ip Holding B.V. Susceptor shaft
USD965524S1 (en) 2019-08-19 2022-10-04 Asm Ip Holding B.V. Susceptor support
JP7810514B2 (en) 2019-08-21 2026-02-03 エーエスエム・アイピー・ホールディング・ベー・フェー Film-forming raw material mixed gas generating device and film-forming device
USD940837S1 (en) 2019-08-22 2022-01-11 Asm Ip Holding B.V. Electrode
USD949319S1 (en) 2019-08-22 2022-04-19 Asm Ip Holding B.V. Exhaust duct
USD930782S1 (en) 2019-08-22 2021-09-14 Asm Ip Holding B.V. Gas distributor
KR20210024423A (en) 2019-08-22 2021-03-05 에이에스엠 아이피 홀딩 비.브이. Method for forming a structure with a hole
USD979506S1 (en) 2019-08-22 2023-02-28 Asm Ip Holding B.V. Insulator
KR102928101B1 (en) 2019-08-23 2026-02-13 에이에스엠 아이피 홀딩 비.브이. Method for depositing silicon oxide film having improved quality by peald using bis(diethylamino)silane
US11286558B2 (en) 2019-08-23 2022-03-29 Asm Ip Holding B.V. Methods for depositing a molybdenum nitride film on a surface of a substrate by a cyclical deposition process and related semiconductor device structures including a molybdenum nitride film
CN112442674A (en) 2019-09-03 2021-03-05 Asm Ip私人控股有限公司 Method and apparatus for depositing chalcogenide films and structures including films
KR102806450B1 (en) 2019-09-04 2025-05-12 에이에스엠 아이피 홀딩 비.브이. Methods for selective deposition using a sacrificial capping layer
KR102733104B1 (en) 2019-09-05 2024-11-22 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
US12469693B2 (en) 2019-09-17 2025-11-11 Asm Ip Holding B.V. Method of forming a carbon-containing layer and structure including the layer
US11562901B2 (en) 2019-09-25 2023-01-24 Asm Ip Holding B.V. Substrate processing method
CN112593212B (en) 2019-10-02 2023-12-22 Asm Ip私人控股有限公司 Method for forming topologically selective silicon oxide film through cyclic plasma enhanced deposition process
US12428726B2 (en) 2019-10-08 2025-09-30 Asm Ip Holding B.V. Gas injection system and reactor system including same
KR102948143B1 (en) 2019-10-08 2026-04-07 에이에스엠 아이피 홀딩 비.브이. Reactor system including a gas distribution assembly for use with activated species and method of using same
TWI846953B (en) 2019-10-08 2024-07-01 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Substrate processing device
TWI846966B (en) 2019-10-10 2024-07-01 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Method of forming a photoresist underlayer and structure including same
US12009241B2 (en) 2019-10-14 2024-06-11 Asm Ip Holding B.V. Vertical batch furnace assembly with detector to detect cassette
TWI834919B (en) 2019-10-16 2024-03-11 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Method of topology-selective film formation of silicon oxide
US11637014B2 (en) 2019-10-17 2023-04-25 Asm Ip Holding B.V. Methods for selective deposition of doped semiconductor material
KR102845724B1 (en) 2019-10-21 2025-08-13 에이에스엠 아이피 홀딩 비.브이. Apparatus and methods for selectively etching films
US11996292B2 (en) 2019-10-25 2024-05-28 Asm Ip Holding B.V. Methods for filling a gap feature on a substrate surface and related semiconductor structures
US11646205B2 (en) 2019-10-29 2023-05-09 Asm Ip Holding B.V. Methods of selectively forming n-type doped material on a surface, systems for selectively forming n-type doped material, and structures formed using same
KR102890638B1 (en) 2019-11-05 2025-11-25 에이에스엠 아이피 홀딩 비.브이. Structures with doped semiconductor layers and methods and systems for forming same
US11501968B2 (en) 2019-11-15 2022-11-15 Asm Ip Holding B.V. Method for providing a semiconductor device with silicon filled gaps
KR102861314B1 (en) 2019-11-20 2025-09-17 에이에스엠 아이피 홀딩 비.브이. Method of depositing carbon-containing material on a surface of a substrate, structure formed using the method, and system for forming the structure
CN112951697B (en) 2019-11-26 2025-07-29 Asmip私人控股有限公司 Substrate processing apparatus
KR20210065848A (en) 2019-11-26 2021-06-04 에이에스엠 아이피 홀딩 비.브이. Methods for selectivley forming a target film on a substrate comprising a first dielectric surface and a second metallic surface
CN120432376A (en) 2019-11-29 2025-08-05 Asm Ip私人控股有限公司 Substrate processing equipment
CN120998766A (en) 2019-11-29 2025-11-21 Asm Ip私人控股有限公司 Substrate processing equipment
JP7527928B2 (en) 2019-12-02 2024-08-05 エーエスエム・アイピー・ホールディング・ベー・フェー Substrate processing apparatus and substrate processing method
KR20210070898A (en) 2019-12-04 2021-06-15 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
JP7703317B2 (en) 2019-12-17 2025-07-07 エーエスエム・アイピー・ホールディング・ベー・フェー Methods for forming vanadium nitride layers and structures including vanadium nitride layers - Patents.com
KR102943768B1 (en) 2019-12-19 2026-03-26 에이에스엠 아이피 홀딩 비.브이. Methods for filling a gap feature on a substrate and related semiconductor structures
TWI887322B (en) 2020-01-06 2025-06-21 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Reactor system, lift pin, and processing method
TWI901623B (en) 2020-01-06 2025-10-21 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Gas supply assembly and valve plate assembly
US11993847B2 (en) 2020-01-08 2024-05-28 Asm Ip Holding B.V. Injector
KR102882467B1 (en) 2020-01-16 2025-11-05 에이에스엠 아이피 홀딩 비.브이. Method of forming high aspect ratio features
KR102675856B1 (en) 2020-01-20 2024-06-17 에이에스엠 아이피 홀딩 비.브이. Method of forming thin film and method of modifying surface of thin film
TWI889744B (en) 2020-01-29 2025-07-11 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Contaminant trap system, and baffle plate stack
TWI871421B (en) 2020-02-03 2025-02-01 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Devices and structures including a vanadium or indium layer and methods and systems for forming the same
KR20210100010A (en) 2020-02-04 2021-08-13 에이에스엠 아이피 홀딩 비.브이. Method and apparatus for transmittance measurements of large articles
US11776846B2 (en) 2020-02-07 2023-10-03 Asm Ip Holding B.V. Methods for depositing gap filling fluids and related systems and devices
KR20210103953A (en) 2020-02-13 2021-08-24 에이에스엠 아이피 홀딩 비.브이. Gas distribution assembly and method of using same
KR102916725B1 (en) 2020-02-13 2026-01-23 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus including light receiving device and calibration method of light receiving device
US11781243B2 (en) 2020-02-17 2023-10-10 Asm Ip Holding B.V. Method for depositing low temperature phosphorous-doped silicon
TWI895326B (en) 2020-02-28 2025-09-01 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 System dedicated for parts cleaning
TWI914330B (en) 2020-03-04 2026-02-11 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Reactor system, and alignment fixture
KR20210116249A (en) 2020-03-11 2021-09-27 에이에스엠 아이피 홀딩 비.브이. lockout tagout assembly and system and method of using same
KR20210116240A (en) 2020-03-11 2021-09-27 에이에스엠 아이피 홀딩 비.브이. Substrate handling device with adjustable joints
CN113394086A (en) 2020-03-12 2021-09-14 Asm Ip私人控股有限公司 Method for producing a layer structure having a target topological profile
US12173404B2 (en) 2020-03-17 2024-12-24 Asm Ip Holding B.V. Method of depositing epitaxial material, structure formed using the method, and system for performing the method
KR102755229B1 (en) 2020-04-02 2025-01-14 에이에스엠 아이피 홀딩 비.브이. Thin film forming method
TWI887376B (en) 2020-04-03 2025-06-21 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Method for manufacturing semiconductor device
TWI888525B (en) 2020-04-08 2025-07-01 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Apparatus and methods for selectively etching silcon oxide films
KR20210128343A (en) 2020-04-15 2021-10-26 에이에스엠 아이피 홀딩 비.브이. Method of forming chromium nitride layer and structure including the chromium nitride layer
US11821078B2 (en) 2020-04-15 2023-11-21 Asm Ip Holding B.V. Method for forming precoat film and method for forming silicon-containing film
US11996289B2 (en) 2020-04-16 2024-05-28 Asm Ip Holding B.V. Methods of forming structures including silicon germanium and silicon layers, devices formed using the methods, and systems for performing the methods
KR102901748B1 (en) 2020-04-21 2025-12-17 에이에스엠 아이피 홀딩 비.브이. Method for processing a substrate
US11898243B2 (en) 2020-04-24 2024-02-13 Asm Ip Holding B.V. Method of forming vanadium nitride-containing layer
KR102866804B1 (en) 2020-04-24 2025-09-30 에이에스엠 아이피 홀딩 비.브이. Vertical batch furnace assembly comprising a cooling gas supply
KR20210132612A (en) 2020-04-24 2021-11-04 에이에스엠 아이피 홀딩 비.브이. Methods and apparatus for stabilizing vanadium compounds
KR102934380B1 (en) 2020-04-24 2026-03-05 에이에스엠 아이피 홀딩 비.브이. Methods of forming structures including vanadium boride and vanadium phosphide layers
KR20210132600A (en) 2020-04-24 2021-11-04 에이에스엠 아이피 홀딩 비.브이. Methods and systems for depositing a layer comprising vanadium, nitrogen, and a further element
KR102783898B1 (en) 2020-04-29 2025-03-18 에이에스엠 아이피 홀딩 비.브이. Solid source precursor vessel
KR20210134869A (en) 2020-05-01 2021-11-11 에이에스엠 아이피 홀딩 비.브이. Fast FOUP swapping with a FOUP handler
JP7736446B2 (en) 2020-05-07 2025-09-09 エーエスエム・アイピー・ホールディング・ベー・フェー Reactor system with tuned circuit
KR102788543B1 (en) 2020-05-13 2025-03-27 에이에스엠 아이피 홀딩 비.브이. Laser alignment fixture for a reactor system
TWI915365B (en) 2020-05-15 2026-02-21 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Method of forming a silicon germanium layer, semiconductor structure, semiconductor device, method of forming a deposition layer, and deposition system
TWI911214B (en) 2020-05-19 2026-01-11 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Substrate processing apparatus
KR20210145079A (en) 2020-05-21 2021-12-01 에이에스엠 아이피 홀딩 비.브이. Flange and apparatus for processing substrates
KR102795476B1 (en) 2020-05-21 2025-04-11 에이에스엠 아이피 홀딩 비.브이. Structures including multiple carbon layers and methods of forming and using same
TWI873343B (en) 2020-05-22 2025-02-21 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Reaction system for forming thin film on substrate
KR20210146802A (en) 2020-05-26 2021-12-06 에이에스엠 아이피 홀딩 비.브이. Method for depositing boron and gallium containing silicon germanium layers
TWI876048B (en) 2020-05-29 2025-03-11 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Substrate processing device
TW202212620A (en) 2020-06-02 2022-04-01 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Apparatus for processing substrate, method of forming film, and method of controlling apparatus for processing substrate
KR20210156219A (en) 2020-06-16 2021-12-24 에이에스엠 아이피 홀딩 비.브이. Method for depositing boron containing silicon germanium layers
TWI908816B (en) 2020-06-24 2025-12-21 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Method for forming a layer provided with silicon
TWI873359B (en) 2020-06-30 2025-02-21 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Substrate processing method
TWI896694B (en) 2020-07-01 2025-09-11 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Depositing method, semiconductor structure, and depositing system
TW202202649A (en) 2020-07-08 2022-01-16 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Substrate processing method
TWI864307B (en) 2020-07-17 2024-12-01 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Structures, methods and systems for use in photolithography
TWI878570B (en) 2020-07-20 2025-04-01 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Method and system for depositing molybdenum layers
KR20220011092A (en) 2020-07-20 2022-01-27 에이에스엠 아이피 홀딩 비.브이. Method and system for forming structures including transition metal layers
US12322591B2 (en) 2020-07-27 2025-06-03 Asm Ip Holding B.V. Thin film deposition process
TW202605918A (en) 2020-08-11 2026-02-01 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Gate stack
KR102915124B1 (en) 2020-08-14 2026-01-19 에이에스엠 아이피 홀딩 비.브이. Method for processing a substrate
US12040177B2 (en) 2020-08-18 2024-07-16 Asm Ip Holding B.V. Methods for forming a laminate film by cyclical plasma-enhanced deposition processes
TWI911263B (en) 2020-08-25 2026-01-11 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Method for cleaning a substrate, method for selectively depositing, and reaction system
US11725280B2 (en) 2020-08-26 2023-08-15 Asm Ip Holding B.V. Method for forming metal silicon oxide and metal silicon oxynitride layers
TWI911265B (en) 2020-08-27 2026-01-11 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Method of forming patterned structures, method of manipulating mechanical property, and device structure
TWI904232B (en) 2020-09-10 2025-11-11 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Methods for depositing gap filing fluids and related systems and devices
USD990534S1 (en) 2020-09-11 2023-06-27 Asm Ip Holding B.V. Weighted lift pin
KR20220036866A (en) 2020-09-16 2022-03-23 에이에스엠 아이피 홀딩 비.브이. Silicon oxide deposition method
USD1012873S1 (en) 2020-09-24 2024-01-30 Asm Ip Holding B.V. Electrode for semiconductor processing apparatus
TWI889903B (en) 2020-09-25 2025-07-11 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Semiconductor processing method
US12009224B2 (en) 2020-09-29 2024-06-11 Asm Ip Holding B.V. Apparatus and method for etching metal nitrides
CN114388427A (en) 2020-10-06 2022-04-22 Asm Ip私人控股有限公司 Method and system for forming silicon nitride on sidewalls of features
KR20220045900A (en) 2020-10-06 2022-04-13 에이에스엠 아이피 홀딩 비.브이. Deposition method and an apparatus for depositing a silicon-containing material
CN114293174A (en) 2020-10-07 2022-04-08 Asm Ip私人控股有限公司 Gas supply unit and substrate processing apparatus including the same
KR102855834B1 (en) 2020-10-14 2025-09-04 에이에스엠 아이피 홀딩 비.브이. Method of Depositing Material on Stepped Structure
KR102873665B1 (en) 2020-10-15 2025-10-17 에이에스엠 아이피 홀딩 비.브이. Method of manufacturing semiconductor device, and substrate treatment apparatus using ether-cat
TW202217037A (en) 2020-10-22 2022-05-01 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Method of depositing vanadium metal, structure, device and a deposition assembly
TW202223136A (en) 2020-10-28 2022-06-16 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Method for forming layer on substrate, and semiconductor processing system
TW202229620A (en) 2020-11-12 2022-08-01 特文特大學 Deposition system, method for controlling reaction condition, method for depositing
TW202229795A (en) 2020-11-23 2022-08-01 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 A substrate processing apparatus with an injector
TW202235649A (en) 2020-11-24 2022-09-16 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Methods for filling a gap and related systems and devices
KR20220076343A (en) 2020-11-30 2022-06-08 에이에스엠 아이피 홀딩 비.브이. an injector configured for arrangement within a reaction chamber of a substrate processing apparatus
KR20220077875A (en) 2020-12-02 2022-06-09 에이에스엠 아이피 홀딩 비.브이. Cleaning fixture for showerhead assemblies
US12255053B2 (en) 2020-12-10 2025-03-18 Asm Ip Holding B.V. Methods and systems for depositing a layer
US12159788B2 (en) 2020-12-14 2024-12-03 Asm Ip Holding B.V. Method of forming structures for threshold voltage control
US11946137B2 (en) 2020-12-16 2024-04-02 Asm Ip Holding B.V. Runout and wobble measurement fixtures
TW202232639A (en) 2020-12-18 2022-08-16 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Wafer processing apparatus with a rotatable table
KR20220090435A (en) 2020-12-22 2022-06-29 에이에스엠 아이피 홀딩 비.브이. Precursor capsule, vessel and method
KR20220090438A (en) 2020-12-22 2022-06-29 에이에스엠 아이피 홀딩 비.브이. Transition metal deposition method
TW202226899A (en) 2020-12-22 2022-07-01 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Plasma treatment device having matching box
USD981973S1 (en) 2021-05-11 2023-03-28 Asm Ip Holding B.V. Reactor wall for substrate processing apparatus
USD980814S1 (en) 2021-05-11 2023-03-14 Asm Ip Holding B.V. Gas distributor for substrate processing apparatus
USD980813S1 (en) 2021-05-11 2023-03-14 Asm Ip Holding B.V. Gas flow control plate for substrate processing apparatus
USD990441S1 (en) 2021-09-07 2023-06-27 Asm Ip Holding B.V. Gas flow control plate
USD1099184S1 (en) 2021-11-29 2025-10-21 Asm Ip Holding B.V. Weighted lift pin
USD1060598S1 (en) 2021-12-03 2025-02-04 Asm Ip Holding B.V. Split showerhead cover
CN114597066B (en) * 2022-03-22 2022-11-11 清华大学 High-temperature energy storage polymer dielectric and preparation method and application thereof

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5861235A (en) * 1996-06-26 1999-01-19 Dow Corning Asia, Ltd. Ultraviolet-curable composition and method for patterning the cured product therefrom
US6204168B1 (en) * 1998-02-02 2001-03-20 Applied Materials, Inc. Damascene structure fabricated using a layer of silicon-based photoresist material
US6475930B1 (en) * 2000-01-31 2002-11-05 Motorola, Inc. UV cure process and tool for low k film formation
US6319809B1 (en) * 2000-07-12 2001-11-20 Taiwan Semiconductor Manfacturing Company Method to reduce via poison in low-k Cu dual damascene by UV-treatment
US6756085B2 (en) * 2001-09-14 2004-06-29 Axcelis Technologies, Inc. Ultraviolet curing processes for advanced low-k materials
US20030054115A1 (en) * 2001-09-14 2003-03-20 Ralph Albano Ultraviolet curing process for porous low-K materials
US20040084774A1 (en) * 2002-11-02 2004-05-06 Bo Li Gas layer formation materials
TWI240959B (en) * 2003-03-04 2005-10-01 Air Prod & Chem Mechanical enhancement of dense and porous organosilicate materials by UV exposure

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO2007027165A1 *

Also Published As

Publication number Publication date
JP2008544484A (en) 2008-12-04
WO2007027165A1 (en) 2007-03-08
CN101194344A (en) 2008-06-04

Similar Documents

Publication Publication Date Title
US20050272220A1 (en) Ultraviolet curing process for spin-on dielectric materials used in pre-metal and/or shallow trench isolation applications
WO2007027165A1 (en) Ultraviolet curing process for spin-on dielectric materials used in pre-metal and/or shallow trench isolation applications
US6756085B2 (en) Ultraviolet curing processes for advanced low-k materials
US7500397B2 (en) Activated chemical process for enhancing material properties of dielectric films
US8338315B2 (en) Processes for curing silicon based low-k dielectric materials
JP3568537B2 (en) Electron beam processed film for microelectronic structure
US9190263B2 (en) Method for forming SiOCH film using organoaminosilane annealing
US7094713B1 (en) Methods for improving the cracking resistance of low-k dielectric materials
US6582777B1 (en) Electron beam modification of CVD deposited low dielectric constant materials
US8236684B2 (en) Prevention and reduction of solvent and solution penetration into porous dielectrics using a thin barrier layer
US20080286494A1 (en) Ultralow dielectric constant layer with controlled biaxial stress
US20110045610A1 (en) Uv treatment for carbon-containing low-k dielectric repair in semiconductor processing
US20060274405A1 (en) Ultraviolet curing process for low k dielectric films
US8283260B2 (en) Process for restoring dielectric properties
JP2008527757A5 (en)
KR102670993B1 (en) 1-Methyl-1-iso-propoxy-silacycloalkane and high-density organosilica film prepared therefrom
TWI895079B (en) A gaseous reagent mixture for producing a dielectric film by a chemical vapor deposition process
TWI762761B (en) Use of silicon structure former with organic substituted hardening additive compounds for dense osg films
US6417115B1 (en) Treatment of dielectric materials
US20030087534A1 (en) Surface modification for barrier to ionic penetration
KR20080058288A (en) UV curing process for spin-on dielectric materials used in pre-metal and / or shallow trench isolation applications
JP2009152373A (en) ULTRAVIOLET CURING METHOD FOR LOW k DIELECTRIC FILM

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20070108

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): DE FR GB

17Q First examination report despatched

Effective date: 20080327

RBV Designated contracting states (corrected)

Designated state(s): DE FR GB

DAX Request for extension of the european patent (deleted)
STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20080710