EP1622123B1 - Circuit de commande d'affichage - Google Patents

Circuit de commande d'affichage Download PDF

Info

Publication number
EP1622123B1
EP1622123B1 EP20050300521 EP05300521A EP1622123B1 EP 1622123 B1 EP1622123 B1 EP 1622123B1 EP 20050300521 EP20050300521 EP 20050300521 EP 05300521 A EP05300521 A EP 05300521A EP 1622123 B1 EP1622123 B1 EP 1622123B1
Authority
EP
European Patent Office
Prior art keywords
driving circuit
signal
output
switch
signals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
EP20050300521
Other languages
German (de)
English (en)
Other versions
EP1622123A2 (fr
EP1622123A3 (fr
Inventor
Thomas Schwanenberger
Heinrich Schemmann
Thilo Marx
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
THOMSON LICENSING
Original Assignee
Thomson Licensing SAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from EP04017851A external-priority patent/EP1622111A1/fr
Application filed by Thomson Licensing SAS filed Critical Thomson Licensing SAS
Priority to EP20050300521 priority Critical patent/EP1622123B1/fr
Publication of EP1622123A2 publication Critical patent/EP1622123A2/fr
Publication of EP1622123A3 publication Critical patent/EP1622123A3/fr
Application granted granted Critical
Publication of EP1622123B1 publication Critical patent/EP1622123B1/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
    • G09G2300/0861—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor with additional control of the display period without amending the charge stored in a pixel memory, e.g. by means of additional select electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0202—Addressing of scan or signal lines
    • G09G2310/0205—Simultaneous scanning of several lines in flat panels
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0224—Details of interlacing
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0243—Details of the generation of driving signals
    • G09G2310/0254—Control of polarity reversal in general, other than for liquid crystal displays
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0267—Details of drivers for scan electrodes, other than drivers for liquid crystal, plasma or OLED displays
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0283—Arrangement of drivers for different directions of scanning
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02—Details of power systems and of start or stop of display operation
    • G09G2330/021—Power management, e.g. power saving
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02—Details of power systems and of start or stop of display operation
    • G09G2330/028—Generation of voltages supplied to electrode drivers in a matrix display other than LCD
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • G09G3/3233—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element
    • G09G3/3241—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element the current through the light-emitting element being set using a data current provided by the data driver, e.g. by using a two-transistor current mirror
    • G09G3/325—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element the current through the light-emitting element being set using a data current provided by the data driver, e.g. by using a two-transistor current mirror the data current flowing through the driving transistor during a setting phase, e.g. by using a switch for connecting the driving transistor to the data driver
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3266—Details of drivers for scan electrodes

Definitions

  • the invention relates to a driving circuit for a display device, particularly to display devices with display elements arranged in rows and/or columns.
  • Display devices according to the invention are, for example, devices using organic light emitting diodes, often referred to by the acronym OLED, or LCD devices.
  • the driving circuit is particularly suited for use in an active matrix display. Active matrix displays have switching elements or other control elements associated with the display elements. Driving circuits are used to select a row or a column of the display in order to be able to address the control elements associated with the display elements. Once a display element is addressed, a voltage or a current may be applied to the control elements for setting the display element in a desired state.
  • different driving schemes are necessary for different types of display elements.
  • WO00/19476 discloses a line scanning circuit for an organic light emitting diode display, in which control signals are generated by propagating a gating pulse through a shift register. For setting a desired light output in each of the elements of the OLED display, several switches controlled by according control signals are provided, notably for clearing and auto-zeroing the pixels of a line or the entire frame.
  • US 6,144,374 discloses a circuit for driving a flat panel display comprising a shift register for sequentially shifting a video signal input, a latch circuit for temporarily storing and outputting the video signal, an AND gate for adjusting the time of outputting the video signal from the latch circuit, and an output driving circuit.
  • the inventive driving circuit is a driving circuit according to claims 1 to 9.
  • Fig. 1 shows a block diagram of a driving circuit 100 to which the invention can be applied.
  • the driving circuit 100 includes a shift register 200, latching circuits 300, switch cells 400 and buffers 500.
  • the shift register 200 is a serial input n-bit shift register with n parallel outputs. Accordingly, n latching circuits 300, switch cells 400 and buffers 500 are provided.
  • the output of the driving circuit 100 has n output lines, accordingly.
  • Fig. 2 shows a block diagram of a switch cell 400.
  • the switch cell 400 has a core circuit 401 to which signals LS, CS1, CS2, ALL_ON and POL_REV are supplied.
  • the switch core 401 further has an output OUT.
  • the signal LS is an enabling signal from the latching circuit 300.
  • Signals CS1 and CS2 are used for controlling the output signal in terms of pulse width and/or pulse shape.
  • the control signals CS1 and CS2 may further control the maximum and minimum voltage of the output signal OUT.
  • the signals ALL_ON and POL_REV are supplied to all switch cells in parallel. In contrast to the other signals, the signal ALL_ON will cause the output signal to maximum voltage independent of the enabling signal LS from the latching circuit.
  • the POL_REV signal determines whether the output signal forced by using the ALL_ON signal is maximum or minimum voltage. Further, the POL_REV signal may be used for inverting the output signal during normal operation, thus allowing for using n-type or p-type display elements. N-type or p-type display elements differ in the type of switches used, i.e. in the polarity of the control signal of the switches.
  • Fig. 3 shows a detail of the switching core 401.
  • the enabling signal LS controls two switches 402 and 403.
  • the switches are designed in an alternative switching arrangement, that is, when switch 402 is conducting switch 403 is nonconducting and vice versa.
  • switch 402 is conducting the control signal CS1 present at the input of switch 402 is transferred to the output of the switch core 401.
  • switch 403 is conducting the control signal CS2 present at input of switch 403 is transferred to the output of the switch core 401.
  • Fig. 4 exemplarily shows the signals of selected outputs of adjacent switch cells and the clock signals CLK as well as the control signals CS1 and CS2, respectively.
  • the control signals CS1 and CS2 are synchronised with the clock signal CLK, but may be free in duty cycle and pulse width or shape.
  • a first clock cycle c1 an according token shifted through the shift register effects a latch signal LS[m] to assume a logic high level. While the signal LS[m] is logic high the control signal CS1 is applied.
  • the output signal OUT[m] equals the control signal CS1 logically ANDed with the latching signal LS[m].
  • the state of the control signal CS2 is low for the complete driving sequence.
  • the latching signal LS[m] when the latching signal LS[m] is logically low the control signal CS2 is applied at the output OUT[m].
  • the latching signal LS[m+1] has a logic high level.
  • the output signal OUT[m+1] is the logic AND combination of the control signal CS1 and the latching signal LS[m+1].
  • the output signal is depending on the control signals CS1 and CS2. If the control signal CS1 had a trapezoidal shape the corresponding output signal would have the same trapezoidal shape. This allows for controlling the shape of the output signals not only in level but also the rising and/or falling edges, or the transitions in general. Controlling the shape of the output signal may be useful for reducing electromagnetic interference between neighbouring components or signal lines. In the figure, delay that may occur in a real application is not considered.
  • Fig. 5a shows a schematic block diagram of driving circuit to which the invention can be applied.
  • the shift register 200 is represented by multiplexers 201.
  • the inputs of the multiplexers are selected depending on the signals DIR and MODE, which, in this exemplary circuit, select the shifting direction and the step-width. In the figure, only 7 cells of the shift register are shown. However, a shift register in an inventive driving circuit may have any arbitrary number of cells.
  • the outputs of the multiplexers are connected to latching circuits 300.
  • the latching circuits 300 enable or disable respective switch cores 400.
  • the outputs of the switch cores 400 are connected to respective buffers 500, which form the outputs of the driving circuit.
  • Switches 211 to 214 are used as inputs or outputs TI1, TI2, TO1 TO2 to the shift register, depending on their state. It is to be noted that, despite their designation, the inputs and outputs may be configured to be outputs and inputs, respectively.
  • Figure 5b illustrates the signal path of a token in a first operating mode.
  • the token is input at TI1.
  • Switch 211 is, therefore, making a connection to a first input of multiplexer 201.
  • the signal path is shown by the bold dashed line.
  • Signals DIR and MODE are chosen so as to select the first inputs of all multiplexers.
  • the token is shifted to the next cell of the shift register.
  • the token exits the shift register at the output TO1.
  • the switch 214 is, therefore, connecting the output of the latching circuit 300 to the output.
  • Figure 5c illustrates the signal path of a token in a second operating mode.
  • the token is input at input TI1.
  • the first and the second inputs of the first multiplexer 201 are connected to each other.
  • a connection is made from the output of the latching circuits 300 to the first input of the next multiplexer and the second input of the second next multiplexer in the line.
  • Signals DIR and MODE are chosen so as to select the second inputs of all multiplexers.
  • the token is travelling through every second cell of the shift register on every clock cycle.
  • the token exits at the output TO2.
  • Switch 213 is switched accordingly.
  • Figure 5d illustrates the signal path of a token in a third operating mode. This time the token is input at input TO1. Switch 214 is switched accordingly. Signals DIR and MODE are chosen so as to select the fourth input of every multiplexer. Every output of the respective latching circuits 300 is connected to the fourth inputs of the preceding multiplexers and the third inputs of the second preceding multiplexers in the line. In this case the token travels to the preceding cell of the shift register on every clock cycle.
  • Figure 5e illustrates the signal path of a token in a fourth operating mode. Again, the token is input at input TO1. Switch 214 is switched accordingly. Signals DIR and MODE are chosen so as to select the third input of every multiplexer. The third and fourth inputs of the last multiplexer are connected to each other. The token travels from right to left through every second cell of the shift register on every clock cycle.
  • tokens may be input at the respective inputs TI2 and TO2.
  • Switches 212 and 213 have to be set accordingly.
  • multiple shift registers may be cascaded.
  • the selection impulse, or token for selecting a row or a column can be input to the two individual inputs pins TI1 or TI2, depending on the display type.
  • the token is sent to the shift register and will cycle by cycle select one output after the other, until it appears at the output pin TO1 or TO2.
  • the control signal DIR determines the direction of the bi-directional token transfer. The number of controllable rows may vary.
  • the input control signal MODE further allows to select one or more tokens to be send to the driving circuit in parallel.
  • the first token is input at TI1 and exits at TO2, or vice versa, depending on the control signal DIR.
  • the second token is input at T12 and exits at T01, or vice versa, depending on the control signal DIR.
  • the token transfer direction of both tokens is the same, but is selectable.
  • a dual scan mode can be effected, allowing to drive display elements using two scan inputs, or split screen applications. Each token appears at every second output. For example, in a n-bit shift register arrangement with n corresponding latches 300, switch cells 400 and buffers 500, token 1 selects rows 1, 3, 5, and so on, and token 2 selects rows 2, 4, 6, and so on.
  • Fig. 6 shows a detail of an inventive driving circuit in conjunction with a display element.
  • the display element requires two control lines, which have to be activated in a predetermined sequence.
  • the display element is, for example, an OLED element that has a current control means 601 and a switching means 602 associated with the light emitting OLED 603.
  • the display element is of a current-controlled type. Current-controlled display elements require a current necessary for operation to be applied to the current control means 601.
  • a storage means 604 is provided, which keeps the programmed current constant until the next programming cycle. During programming the current the display element must not be active. Therefore, the latch signal LS[m+1] is selected such that the output signal OUT[m+1] opens the switch 602 during current programming.
  • Control signals CS1 and CS2 are applied such that the output signal OUT[m] activates switched 606 and 607.
  • a control current is programmed by activating a current source 608. The required current is flowing from the power supply VDD via the current control means 601 and the switch 607. At the same time a control voltage builds up at a control terminal of the current control means 601. The control voltage is stored in storage means 604. When the current has settled switches 606 and 607 are opened and switch 602 is closed. The storage means 604 holds the potential required for maintaining the programmed current until the next programming cycle. The programmed current is now flowing through the light emitting element 603.
  • the signals OUT[m] and OUT[m+1] are controlled by respective tokens that are shifted through the shift register. Control signals CS1 and CS2 are passed through to the respective outputs that are selected by the tokens.
  • the power consumption in this so-called dual scan mode is reduced by adding a second power supply for the output buffers 500.
  • three different power supply voltages are present:
  • the supply voltage must be high enough to make sure that switches 606, 607 are switched off in the respective operation mode.
  • field-effect transistors or FET
  • the minimum voltage for VCC1 is thus VDD + VX, wherein VX is the gate-source-voltage of the FET that is required to switch the transistor off.
  • switches 606, 607 must be switched on for storing the signal representing the video data content in the storage means 604.
  • the maximum voltage for GND1 is VDD - (2*VGS) - VDS, wherein VDS is the voltage across the drain and source terminals of the FET when the FET is switched on, i.e. in saturation mode.
  • the supply voltage must be high enough to make sure that switch 602 is switched off in programming mode.
  • the minimum voltage for VCC2 is thus VDD - VGS + VX - VDS.
  • the maximum voltage for GND2 to make sure switch 602 is fully opened during operation VDD - (2*VGS) - VDS.
  • VDD is +21 V
  • VX is +3V
  • VDS(sat) is 1 V
  • VGS is 10V
  • VCC1 must be at least 24V
  • GND1 must be lower than or equal to 0V
  • VCC2 must be at least 13V
  • GND2 must be lower than or equal to 0V. It is clearly visible that for VCC1 is almost twice as high as VCC2. Therefore, the individual power supplies for VDD, VCC1 and VCC2 reduce the total power consumption.
  • Fig. 7 depicts the different supply voltages required for driving the different control lines of the circuit of Fig. 6 .
  • the supply voltage range for the digital circuitry is defined by the voltage VEE and the ground potential VSS.
  • the digital supply voltage VEE typically ranges from 3 to 5 volts. However, other voltages are possible.
  • the supply voltage for the display elements ranges from ground VSS to a supply voltage VDD. Typically, the supply voltage VDD is much higher than the supply voltage for the digital circuitry VEE.
  • the supply voltage range for the output lines OUT[m] depends on which line is connected to which switches of the display element. Referring to the reference numerals used in Fig.
  • the supply voltage VCC2 that is needed for the driver, which activates switch 602 must be higher than the supply voltage for the digital circuitry. However, it may be lower than the supply voltage for a display element VDD. Further, the low potential GND2 must be lower than the ground potential VSS of the digital circuitry and the display.
  • the supply voltage range that is required for switching the switches 606 and 607, however, is different from the other supply voltage ranges.
  • the required supply voltage VCC1 is higher than the supply voltage VDD of the display element and the low potential GND1 is lower than the low potential GND2.
  • the various supply voltages can be applied externally to the IC or can be generated by an on-chip DC-to-DC converter.
  • the second alternative may be more efficient in component cost and may provide improved noise isolation.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Control Of El Displays (AREA)

Claims (9)

  1. Circuit de commande (100) d'un afficheur actif, dont les éléments d'affichage sont agencés en lignes et/ou en colonnes, dans lequel chaque élément d'affichage comprend un moyen d'émission lumineuse (603) raccordé en série à un moyen de commande du courant (601), dont le moyen de commande du courant (601) contrôle un courant passant à travers le moyen d'émission lumineuse (603), dans lequel chaque élément d'affichage comprend en outre un premier (606, 607) moyen de commutation associé au moyen de commande du courant (601), et un second moyen de commutation (602) associé au moyen d'émission lumineuse (603), dans lequel le circuit de commande (100) fournit un premier signal de commande (OUT[m]) et un second signal de commande (OUT[m+1]) aux premier (606, 607) et second (602) moyens de commutation respectivement, des éléments d'affichage en ligne ou en colonne, selon les signaux correspondants fournis par un moyen de sélection (200), dans lequel premier et second circuits amplificateur séparateur (500) sont fournis aux sorties du circuit de commande pour amplifier-séparer les premier (OUT[m]) et second (OUT[m+1]) signaux de commande, caractérisé en ce que les circuits amplificateur séparateur amplifiant-séparant les premiers signaux de commande sont connectés aux tensions d'alimentation présentant des niveaux différents de ceux des tensions auxquelles les circuits amplificateur séparateur sont raccordés qui amplifie-sépare les seconds signaux de commande, et où les niveaux inférieurs et supérieurs de tension d'alimentation respectifs pour chacun des premier et second circuits amplificateur séparateur sont configurés sur le niveau inférieur maximum (GND1, GND2) et sur le niveau supérieur minimum (VCC1, VCC2) sur lesquels les premier et second moyens de commutation respectifs peuvent être activés ou désactivés.
  2. Circuit de commande (100) selon la revendication 1, caractérisé en ce que des circuits à verrous sont (300) raccordés aux sorties du moyen de sélection (200).
  3. Circuit de commande (100) selon la revendication 1 ou 2, caractérisé en ce que des cellules de commutation (400) sont raccordées aux entrées des circuits amplificateur séparateur (500), dans lequel les cellules de commutation (400) sont raccordées à au moins un premier signal de commande, où le signal de sortie d'une cellule de commutation (400) dépend du au moins un premier signal de commande, en particulier que la forme et/ou la pente du signal présente à la sortie de la cellule de commutation (400) est contrôlable par le au moins premier signal de commande.
  4. Circuit de commande (100) selon la revendication 3, caractérisé en ce qu'un second signal de commande (ALL_ON) est appliqué aux cellules de commutation (400), pour régler la sortie des cellules de commutation (400) à un état prédéfini.
  5. Circuit de commande (100) selon l'une des revendications 3 ou 4, caractérisé en ce qu'un troisième signal de commande (POL_REV) est appliqué aux cellules de commutation (400), pour inverser le signal qui est présent à la sortie des cellules de commutation (400).
  6. Circuit de commande (100) selon l'une des revendications 1 à 5, caractérisé en ce que le moyen de sélection (200) présente une première entrée de série (TI1) et des sorties parallèles, un multiplexeur (201) est fourni avec des entrées internes parallèles respectives à chaque cellule du moyen de sélection (200), dans lequel les signaux de sortie des cellules voisines du moyen de sélection (200) sont fournis aux entrées respectives voisines internes parallèles des moyens de sélection (200), et le multiplexeur (201) est contrôlé par des signaux de commande respectifs (DIR, MODE).
  7. Circuit de commande (100) selon la revendication 6, caractérisé en ce que le moyen de sélection (200) a une seconde entrée en série (TI2) pour l'entrée de jetons et/ou une seconde et/ou une première entrée en série (TO2, TO1) pour la sortie de jetons.
  8. Circuit de commande (100) selon la revendication 7, caractérisé en ce qu'un premier jeton, qui peut être entré à la première entrée (TI1) peut être déplacé aux premières cellules respectives des moyens de sélection (200) et en ce qu'un second jeton, qui peut être entré à la seconde entrée (TI2), peut être déplacé aux secondes cellules respectives du moyen de sélection (200) avec chaque cycle d'horloge.
  9. Circuit de commande (100) selon la revendication 6, 7 ou 8, caractérisé en ce que le sens de voyage et le pas de progression du signal d'entrée ou du jetons peut être contrôlé par des signaux de commande (DIR, MODE).
EP20050300521 2004-07-28 2005-06-28 Circuit de commande d'affichage Active EP1622123B1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP20050300521 EP1622123B1 (fr) 2004-07-28 2005-06-28 Circuit de commande d'affichage

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP04017851A EP1622111A1 (fr) 2004-07-28 2004-07-28 Circuit de commande de lignes pour un dispositif d'affichage à matrice active
EP20050300521 EP1622123B1 (fr) 2004-07-28 2005-06-28 Circuit de commande d'affichage

Publications (3)

Publication Number Publication Date
EP1622123A2 EP1622123A2 (fr) 2006-02-01
EP1622123A3 EP1622123A3 (fr) 2009-05-06
EP1622123B1 true EP1622123B1 (fr) 2014-10-22

Family

ID=35529922

Family Applications (1)

Application Number Title Priority Date Filing Date
EP20050300521 Active EP1622123B1 (fr) 2004-07-28 2005-06-28 Circuit de commande d'affichage

Country Status (1)

Country Link
EP (1) EP1622123B1 (fr)

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1996016347A1 (fr) * 1994-11-21 1996-05-30 Seiko Epson Corporation Dispositif d'excitation de cristaux liquides, dispositif d'affichage a cristaux liquides, tampon analogique et procede d'excitation de cristaux liquides
US6144374A (en) * 1997-05-15 2000-11-07 Orion Electric Co., Ltd. Apparatus for driving a flat panel display
US6348906B1 (en) * 1998-09-03 2002-02-19 Sarnoff Corporation Line scanning circuit for a dual-mode display
WO2000014712A1 (fr) * 1998-09-08 2000-03-16 Tdk Corporation Circuit d'attaque pour un affichage electroluminescent organique et procede de commande

Also Published As

Publication number Publication date
EP1622123A2 (fr) 2006-02-01
EP1622123A3 (fr) 2009-05-06

Similar Documents

Publication Publication Date Title
US8982015B2 (en) Shift register and active matrix device
KR101075546B1 (ko) 디스플레이 디바이스의 구동 회로
KR100574363B1 (ko) 레벨 쉬프터를 내장한 쉬프트 레지스터
KR100838649B1 (ko) 시프트 레지스터 회로 및 그것을 구비한 화상표시장치
KR100838653B1 (ko) 시프트 레지스터 회로 및 그것을 구비한 화상표시장치
JP4359038B2 (ja) レベル・シフタを内蔵したシフト・レジスタ
JP4990034B2 (ja) シフトレジスタ回路およびそれを備える画像表示装置
CN111091783B (zh) 有机发光显示面板和显示装置
KR100490623B1 (ko) 버퍼 회로 및 이를 이용한 액티브 매트릭스 표시 장치
US7012587B2 (en) Matrix display device, matrix display driving method, and matrix display driver circuit
US6937687B2 (en) Bi-directional shift register control circuit
CN111429830B (zh) 移位寄存器单元及其驱动方法、栅极驱动电路、显示面板
US8203545B2 (en) Display driving circuit
KR100896404B1 (ko) 레벨 쉬프터를 갖는 쉬프트 레지스터
US6765980B2 (en) Shift register
EP1622123B1 (fr) Circuit de commande d'affichage
JP2010510612A (ja) 低電力消費用途のためのシフトレジスタ
CN112802430B (zh) 栅极驱动电路、tft阵列基板和显示装置
KR101073263B1 (ko) 쉬프트 레지스터 및 그 구동 방법
KR100600087B1 (ko) 레벨 쉬프터와 그를 내장한 쉬프트 레지스터
KR100592643B1 (ko) 레벨 쉬프터와 이를 가지는 평판 표시장치
KR100533820B1 (ko) 마이크로 디스플레이의 픽셀어레이 열을 구동하기 위한방법 및 구동회로

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU MC NL PL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL BA HR LV MK YU

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU MC NL PL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL BA HR LV MK YU

RIC1 Information provided on ipc code assigned before grant

Ipc: G09G 3/32 20060101ALI20090331BHEP

Ipc: G09G 3/20 20060101AFI20090331BHEP

Ipc: G09G 3/36 20060101ALI20090331BHEP

17P Request for examination filed

Effective date: 20091002

17Q First examination report despatched

Effective date: 20091127

AKX Designation fees paid

Designated state(s): DE FR GB

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: THOMSON LICENSING

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

INTG Intention to grant announced

Effective date: 20140605

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: THOMSON LICENSING

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602005044982

Country of ref document: DE

Effective date: 20141204

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602005044982

Country of ref document: DE

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20150723

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20150628

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20150628

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 12

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 13

REG Reference to a national code

Ref country code: DE

Ref legal event code: R082

Ref document number: 602005044982

Country of ref document: DE

Representative=s name: DEHNS, DE

Ref country code: DE

Ref legal event code: R082

Ref document number: 602005044982

Country of ref document: DE

Representative=s name: DEHNS PATENT AND TRADEMARK ATTORNEYS, DE

Ref country code: DE

Ref legal event code: R082

Ref document number: 602005044982

Country of ref document: DE

Representative=s name: HOFSTETTER, SCHURACK & PARTNER PATENT- UND REC, DE

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 14

REG Reference to a national code

Ref country code: DE

Ref legal event code: R082

Ref document number: 602005044982

Country of ref document: DE

Representative=s name: DEHNS, DE

Ref country code: DE

Ref legal event code: R081

Ref document number: 602005044982

Country of ref document: DE

Owner name: INTERDIGITAL CE PATENT HOLDINGS SAS, FR

Free format text: FORMER OWNER: THOMSON LICENSING, ISSY-LES-MOULINEAUX, FR

Ref country code: DE

Ref legal event code: R082

Ref document number: 602005044982

Country of ref document: DE

Representative=s name: DEHNS PATENT AND TRADEMARK ATTORNEYS, DE

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20240627

Year of fee payment: 20

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20240625

Year of fee payment: 20