EP1464078A1 - Method and device for anisotropic etching of high aspect ratio - Google Patents
Method and device for anisotropic etching of high aspect ratioInfo
- Publication number
- EP1464078A1 EP1464078A1 EP02806334A EP02806334A EP1464078A1 EP 1464078 A1 EP1464078 A1 EP 1464078A1 EP 02806334 A EP02806334 A EP 02806334A EP 02806334 A EP02806334 A EP 02806334A EP 1464078 A1 EP1464078 A1 EP 1464078A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- substrate
- etching
- plasma
- gas
- depassivation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
- 238000005530 etching Methods 0.000 title claims abstract description 78
- 238000000034 method Methods 0.000 title claims abstract description 51
- 239000000758 substrate Substances 0.000 claims abstract description 64
- 238000002161 passivation Methods 0.000 claims abstract description 40
- 238000004140 cleaning Methods 0.000 claims abstract description 27
- 229920000642 polymer Polymers 0.000 claims abstract description 11
- 238000001020 plasma etching Methods 0.000 claims abstract description 7
- 239000007789 gas Substances 0.000 claims description 90
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 26
- 229910052710 silicon Inorganic materials 0.000 claims description 26
- 239000010703 silicon Substances 0.000 claims description 26
- 239000001301 oxygen Substances 0.000 claims description 12
- 229910052760 oxygen Inorganic materials 0.000 claims description 12
- 230000001681 protective effect Effects 0.000 claims description 12
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims description 11
- 150000002500 ions Chemical class 0.000 claims description 11
- 230000010287 polarization Effects 0.000 claims description 9
- NBVXSUQYWXRMNV-UHFFFAOYSA-N fluoromethane Chemical compound FC NBVXSUQYWXRMNV-UHFFFAOYSA-N 0.000 claims description 6
- 238000002347 injection Methods 0.000 claims description 6
- 239000007924 injection Substances 0.000 claims description 6
- 230000015572 biosynthetic process Effects 0.000 abstract description 4
- 210000002381 plasma Anatomy 0.000 description 51
- 229920006254 polymer film Polymers 0.000 description 11
- 239000000243 solution Substances 0.000 description 8
- 230000008901 benefit Effects 0.000 description 5
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 4
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 238000004519 manufacturing process Methods 0.000 description 4
- 229910018503 SF6 Inorganic materials 0.000 description 3
- 239000000203 mixture Substances 0.000 description 3
- 239000002245 particle Substances 0.000 description 3
- 230000000750 progressive effect Effects 0.000 description 3
- 239000007921 spray Substances 0.000 description 3
- SFZCNBIFKDRMGX-UHFFFAOYSA-N sulfur hexafluoride Chemical compound FS(F)(F)(F)(F)F SFZCNBIFKDRMGX-UHFFFAOYSA-N 0.000 description 3
- 229960000909 sulfur hexafluoride Drugs 0.000 description 3
- NINIDFKCEFEMDL-UHFFFAOYSA-N Sulfur Chemical compound [S] NINIDFKCEFEMDL-UHFFFAOYSA-N 0.000 description 2
- 229910052786 argon Inorganic materials 0.000 description 2
- 125000004429 atom Chemical group 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000001590 oxidative effect Effects 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- 229910052717 sulfur Inorganic materials 0.000 description 2
- 239000011593 sulfur Substances 0.000 description 2
- 239000004215 Carbon black (E152) Substances 0.000 description 1
- 241000218202 Coptis Species 0.000 description 1
- 235000002991 Coptis groenlandica Nutrition 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 238000003486 chemical etching Methods 0.000 description 1
- 238000001311 chemical methods and process Methods 0.000 description 1
- 238000006388 chemical passivation reaction Methods 0.000 description 1
- 230000000593 degrading effect Effects 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 125000001153 fluoro group Chemical group F* 0.000 description 1
- 150000008282 halocarbons Chemical class 0.000 description 1
- 229930195733 hydrocarbon Natural products 0.000 description 1
- 150000002430 hydrocarbons Chemical class 0.000 description 1
- 239000004922 lacquer Substances 0.000 description 1
- 238000005459 micromachining Methods 0.000 description 1
- 238000002156 mixing Methods 0.000 description 1
- 230000007935 neutral effect Effects 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 125000004430 oxygen atom Chemical group O* 0.000 description 1
- -1 oxygen ions Chemical class 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 239000002243 precursor Substances 0.000 description 1
- 239000011347 resin Substances 0.000 description 1
- 229920005989 resin Polymers 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000011144 upstream manufacturing Methods 0.000 description 1
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
- B81C1/00436—Shaping materials, i.e. techniques for structuring the substrate or the layers on the substrate
- B81C1/00555—Achieving a desired geometry, i.e. controlling etch rates, anisotropy or selectivity
- B81C1/00619—Forming high aspect ratio structures having deep steep walls
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/3065—Plasma etching; Reactive-ion etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/3065—Plasma etching; Reactive-ion etching
- H01L21/30655—Plasma etching; Reactive-ion etching comprising alternated and repeated etching and passivation steps, e.g. Bosch process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
- H01L21/3083—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/3085—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by their behaviour during the process, e.g. soluble masks, redeposited masks
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C2201/00—Manufacture or treatment of microstructural devices or systems
- B81C2201/01—Manufacture or treatment of microstructural devices or systems in or on a substrate
- B81C2201/0101—Shaping material; Structuring the bulk substrate or layers on the substrate; Film patterning
- B81C2201/0111—Bulk micromachining
- B81C2201/0112—Bosch process
Definitions
- the present invention relates to the methods and devices used to produce microreliefs on the surface of substrates, in particular silicon substrates.
- the invention relates more specifically to the methods and devices making it possible to produce such reliefs by anisotropic chemical attack on the plasma, for the production of silicon-based components, for example semiconductor components for electronics, or parts for micromechanical components.
- Another example is the wish to make holes of the order of 10 ⁇ m in diameter over the entire thickness of a silicon wafer to make the contact points: these holes, once metallized, would make it possible to make the electrical connections. outwards to replace the usual gold threads. It would thus be possible to make very reproducible connections, but above all much shorter, reducing the parasitic inductances and thus being of great interest for high frequency applications.
- attack step the etching gas plasma such. that the sulfur hexafluoride SF S creates cavities in the substrate areas not protected by the mask.
- the plasma of passivation gas such as a fluorocarbon gas, for example C 4 F 8 , deposits a protective polymer film on the wall of the cavity.
- passivation gas such as a fluorocarbon gas, for example C 4 F 8 .
- the attack and passivation stages has a very short duration, of a few seconds, and the passivation avoids, during the subsequent attack stage, that the. Etching gas plasma attacks the side wall — of — the cavity.
- the attack is done selectively in the bottom of the cavity, after the etching gas plasma has removed the protective polymer film in the bottom of the cavity.
- FIG. 1 is a photograph of a section of silicon substrate etched by this known technique: in a substrate 2 whose surface 2a is covered with a mask 2c, there is attempted to make a deep cavity 2b; it was not possible to reach a depth of more than fifty ⁇ m, the walls of the cavity 2b meeting at a bottom 2g of zero section preventing any additional etching.
- FIG. 1 is a photograph of a section of silicon substrate etched by this known technique: in a substrate 2 whose surface 2a is covered with a mask 2c, there is attempted to make a deep cavity 2b; it was not possible to reach a depth of more than fifty ⁇ m, the walls of the cavity 2b meeting at a bottom 2g of zero section preventing any additional etching.
- a first solution was to increase the energy of the ions during the etching step, by increasing the bias voltage of the substrate. By doing this, the number of ions lost on the walls of the trench is reduced and more ions can be used to spray the polymer layer in the bottom of the trench. It was thus possible to slightly increase the aspect factor, going from a factor of 20 to a factor of only 23. On the other hand, this solution has the major drawback of increasing the attack speed of the mask itself which is made of silica or of photosensitive resin, and the etching selectivity is thus reduced.
- a second solution also mentioned in document JP 63 043321 A is to increase the flow of ions arriving on the surface of the substrate, hoping thus to have enough ions to spray the polymer film in the bottom of the cavities.
- the substrate was placed as close as possible to the plasma source, and it was thus also possible to increase the aspect factor up to approximately 27. But we then degraded the etching uniformity, that is ie the etching depth as a function of the zones considered on the substrate.
- a third solution which has been devised is to decrease the working pressure, in order to thus increase the mean free path of the particles, thus reducing the collisions between particles and increasing the directivity of the ions.
- This solution does not make it possible to increase the aspect factor appreciably, and further has the disadvantage of considerably reducing the speed of etching of the silicon, which is contrary to the desired objective.
- Curve A illustrates the usual method of etching alternately attack steps using a fluorinated gas plasma and steps of plasma passivation of fluorocarbon gas according to document US 5 501 893.
- Curve B illustrates the result obtained by increasing the bias voltage of the substrate, that is to say by increasing the bombardment energy of the plasma ions.
- Curve C illustrates the result obtained by bringing the substrate as close as possible to the plasma source.
- curve D illustrates the result obtained by reducing the atmospheric pressure in the etching chamber by a factor of two.
- the curve illustrates the progressive variation of the etching speed, or digging speed of the cavities, as a function of the depth reached of the cavity. It can be seen that for each curve the etching speed gradually decreases as a function of the depth of the cavity. For each curve, a maximum depth is reached, and this maximum determines the maximum aspect factor that can be achieved by the process.
- Curve A shows a maximum aspect factor of approximately 21.
- Curve B shows a maximum aspect factor of approximately 23.
- Curve C shows a maximum aspect factor of approximately 29.
- Curve D shows a maximum aspect factor of approximately 23.
- 144974 A consists in carrying out the etching step by mixing oxygen with the etching gas (SF 6 ), to oxidize the sulfur and thus avoid contaminating the pumps or process chambers with sulfur.
- SF 6 etching gas
- the document WO 00 05749 A teaches to carry out the etching step. or the passivation step by a chemical process in the gas phase in the absence of plasma.
- the depassivation step is carried out by plasma of a precursor gas, argon, halo or hydrocarbon, passivation gas, etching gas, or by irradiation.
- Such a process is difficult to implement and not very rapid, because of the incompatibility between the chemical etching or passivation steps outside plasma and the steps using a plasma, which are carried out at different pressures.
- the aim of the present invention is to achieve an industrial etching of silicon having a practically perfect " anisotropy " , without attack by undercut or progressive narrowing of the cavity, to markedly increased depths making it possible to reach aspect factors greater than 45.
- the invention also aims to produce such engravings industrially with speeds at least as high, if not higher, than the engraving speeds by known methods in alternating stages of attack by fluorinated gas plasma. and plasma passivation of fluorocarbon gas.
- the invention provides an anisotropic etching process for silicon, in which a silicon substrate partially protected by a mask is subjected to an alternating succession of etching gas plasma etching steps producing cavities in the substrate areas not protected by the e mask and plasma passivation steps of passivation gas ensuring a deposit of protective polymer on the walls of the cavities resulting from the etching steps; the method of the invention further comprises impulse steps of selective depassivation by which the deposition of protective polymer is subjected to the action of a plasma of cleaning gas more effective than the etching gas and which removes the protective polymer in the bottom area of the cavities. Thanks to a more effective cleaning of the protective film in the bottom area of the cavities, the disadvantage of the gradual approximation of the walls of the cavity in the bottom of the cavity is eliminated, making it possible to achieve significantly more aspect factors.
- the method comprises an impulse step of selective depassivation after each passivation step.
- each impulse step of selective depassivation is separated from the passivation step which precedes it and the attack step which follows it.
- the etching gas can advantageously be a fluorinated gas such as SF 6 , CF 4 or NF 3 .
- SF 6 fluorinated gas
- CF 4 fluorinated gas
- NF 3 NF 3
- the passivation gas can advantageously be a fluorocarbon gas, such as CHF 3 , C 2 F 6 , C 2 F 4 , C 4 F 8 , or mixtures thereof.
- the cleaning gas can advantageously contain oxygen. It is thus possible to use as cleaning gas at least one of the gases 0 2 , S0 2 , CO, C0 2 , NO, N0 2 , 20 N 2 0, or their mixtures.
- the invention provides an anisotropic device for etching a silicon substrate, comprising:
- gas injection means for selectively injecting etching gases, passivation gases and cleaning gases into the enclosure according to programmed durations and flow rates
- control means which control the gas injection means, the plasma generation means and the
- the invention makes it possible to industrially produce components based on silicon with microreliefs having an aspect factor greater than 45, using for example a method as defined above. Such components having in themselves a novelty character, since they could not be obtained until now.
- FIG. 1 previously considered illustrates the profile of trenches produced by an etching process according to the prior art
- - Figure 2 illustrates the etching speed curves as a function of the aspect factor for several known etching processes
- FIG. 3 illustrates an attack speed of a protective polymer film, as a function of the substrate bias voltage, on the one hand during an attack by SF 6 , on the other hand during an attack by an oxygen plasma;
- FIG. 4 schematically illustrates an etching device according to an embodiment of the invention
- FIG. 5 is a time diagram illustrating the steps of the method according to an embodiment of the invention.
- FIG. 4 schematically illustrates the formation of a cavity during the continuation of four successive steps according to the method of Figure 5; and FIG. 7 illustrates a profile of trenches in progress by an etching method according to the invention.
- DESCRIPTION OF THE PREFERRED EMBODIMENTS We first consider the etching device according to the invention, for example in the embodiment illustrated in FIG. 4.
- Such a device comprises a sealed enclosure 1, shaped to receive and contain a substrate 2 to engrave.
- the substrate 2 is placed on a support 3 itself negatively polarized relative to ground by polarization means comprising a polarization source 4.
- a vacuum generating device 6 connected to the enclosure
- a pipe 7 comprising for example a primary pump and a secondary pump, makes it possible to create and maintain a suitable vacuum in the enclosure 1.
- the substrate 2 is oriented in the enclosure 1 so that its surface 2a to be worked is visible. We want for example to make in the surface 2a cavities such as the cavity 2b. Facing the surface 2a to be machined, are plasma generating means 8, for generating a plasma 9 which is directed towards the surface 2a to be machined and which is attracted to the substrate
- the plasma generation means 8 schematically comprises a microwave or radio frequency generator 10 " which, via a " transducer or radio applicator frequencies 11, excites the gas atoms in a plasma generation zone 12.
- the device further comprises means 13 for selectively injecting into the enclosure 1 etching gases, passivation gases and depassivation gases.
- these gas injection means 13 comprise a gas inlet 14 in the enclosure 1, preferably upstream of the plasma generation zone 12, the gas inlet 14 being connected by pipes 15 and valves 16, 17 and 18 respectively to an etching gas source 19, a passivation gas source 20 and a cleaning gas source 21.
- the control valves 16, 17 and 18 are actuated by means of control 22 for controlling the gas injection according to the successive stages of etching, passivation and depassivation of the process which will be described below.
- FIG. 5 respectively illustrate the opening times of the valve 16 for the supply of etching gas, the opening times of the valve 17 for the supply of passivation gas, and the opening times of the valve 18 for the supply of cleaning gas.
- the steps of the method are impulse, that is to say of limited duration between periods of stoppage.
- the first attack step a) consists in opening the valve 16, to generate a plasma 9 of etching gas.
- the first attack step a) is followed by a second passivation step b) disjoint, during which the valve 16 is closed and the valve 17 is opened for the generation of a plasma 9 of cleaning gas.
- valve 17 is closed and, during a selective depassivation step c) the valve 18 is opened for the generation of a plasma 9 of cleaning gas.
- the valve 18 is then closed and the operations are repeated in a step d) by opening the valve 16 again for the generation of an etching gas plasma, and so on.
- the successive steps a), b), c) and d) are separated from each other.
- a step c) which encroaches on one and / or the other of the adjacent steps " b) and d).
- an etching gas of the fluorinated gas type such as SF 6 , CF 4 or NF 3 for example, is introduced into enclosure 1. Excellent results are obtained using sulfur hexafluoride SF 6 .
- the fluorine atoms generated in the plasma__ isotropically attack the exposed silicon surface.
- FIG. 6 the action of plasmas on the substrate has been illustrated schematically: the substrate 2 is illustrated in partial section on a large scale, at the location of a cavity 2b to be produced: the substrate 2 is covered with a mask 2c comprising a light 2d in line with the cavity 2b to be produced. Thus, by the light 2d, the substrate 2 remains visible and accessible by the plasma.
- the action of the etching gas plasma SF 6 has been illustrated, which isotropically attacks the silicon of the substrate 2 in line with the light 2d to produce a first section 2bl of the cavity 2b.
- the duration of the etching step between the instants t1 and t2 in FIG. 5 is chosen so that the first section 2bl of cavity has a shape that is little different from the desired shape, that is to say with a wall lateral 2e, substantially perpendicular to the surface 2a of the substrate.
- a first section depth 2bl of a few microns may be suitable.
- etching parameters such as those usually used, for example a polarization of the substrate 2 of the order of 20 to 80 volts, a pressure of the gaseous atmosphere 5 in the enclosure 1 of the order of 10 to 100 Pa, and the etching gas flow rate is of the order of 10 to 200 Sccm (standard cm3 per minute).
- a plasma of passivation gas is generated using a fluorocarbon gas such as CHF 3 , C 2 F 6 , C 2 F 4 , C 4 F 8 .
- the pressure of the atmosphere 5 in the enclosure 1 is similar to that of step a), and the passivation gas flow rate is between 50 and 300 Sccm.
- the passivation gas plasma generates the formation of a protective polymer film 2f over the entire interior surface of the first section 2bl of cavity, this is ie both on the side wall 2e and on the bottom 2g.
- the duration between the start t2 and end t3 instants of step b) is chosen so that the thickness of the protective film is satisfactory, for example of the order of a few nanometers to several tens of nanometers.
- a plasma of cleaning or depassivation gas is generated, chosen so as to clean the polymer more effectively than that provided by the etching gas, and which removes the polymer in the zone of bottom 2g of the cavities 2b selectively.
- a cleaning gas containing oxygen for example a cleaning gas comprising at least one of the gases: 0 2 , S0 2 , CO, C0 2 , NO, N0 2 , N 2 0.
- the substrate 2 is simultaneously polarized by the polarization source 4, in order to attract the oxygen ions to the substrate 2.
- the cleaning step also makes it possible to remove the polymer film on the vertical cavity blanks in the vicinity of the bottom of the cavity, thus avoiding the narrowing of the patterns and making it possible to achieve higher aspect factors.
- the time spent removing the polymer film is greatly reduced, the time available for the etching step is increased correspondingly, and it is therefore possible to increase the net etching speed and therefore increase the productivity of the equipment.
- the substrate 2 is biased at a voltage close to that used during the attack steps, typically from 20 to 120 volts, advantageously from 20 to 80 volts, so as to attract ions from the plasma.
- the pressure of the atmosphere surrounding the substrate 2 is between 0.5 and 10 Pa, preferably between 2 and 5 Pa.
- the cleaning gas flow rate is between 10 and 100 Sccm, and the duration of step c ) is chosen just sufficient to ensure effective cleaning of the bottom zone 2g of the cavities 2b.
- the step of depassivation by action of the oxygen plasma 0 2 makes it possible to remove efficiently and quickly the polymer film on the bottom 2g of the first section 2bl of cavity.
- step d an attack step similar to step a) is repeated, by the action of the etching gas plasma SF 6 , which produces a second section 2b2 of the cavity 2b.
- step d an attack step similar to step a) is repeated, by the action of the etching gas plasma SF 6 , which produces a second section 2b2 of the cavity 2b.
- the duration of the impulse steps of selective depassivation c) can be determined as a function of the duration of the passivation steps b) which precede them. In fact, the thicker the polymer film, the longer it takes a pulse step of selective selective depassivation.
- the duration of the impulse stages of selective depassivation can be chosen to increase from one depassivation stage to another during the etching process of the same substrate 2.
- the first etching steps make it possible to produce a cavity with a substantially vertical side wall until an aspect factor of the order of 20 is reached, without the need to use long cleaning steps to keep the section constant of the cavity.
- the advantage of the depassivation steps is then only to increase the speed of the process. But then, it becomes essential to use the steps of depassivation to guarantee the obtaining of the aspect factor beyond 20 ⁇ or 30.
- steps of depassivation whose duration is progressive with as the aspect factor increases, or alternatively in increasing number of depassivation steps, for example going from one depassivation step to three attack and passivation steps, then a step ofappel depassivation for two stages _attack and passivation, then finally a stage of depassivation for a stage of attack and passivation.
- the method of the invention makes it possible both to obtain industrially considerably higher aspect factors than known methods, while guaranteeing good selectivity with respect to photosensitive lacquer masks, and by increasing the overall etching speed. .
- FIG. 7 is a photograph of a section of silicon substrate after a partial etching operation according to a method of the present invention.
- the substrate 2 whose surface 2a is covered with a mask 2c.
- Cavities 2b during engraving have a substantially vertical side wall, so that the bottom 2g remains of sufficient cross section to allow an additional etching to increase the depth of the cavities 2b, and thus to increase the aspect factor.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Plasma & Fusion (AREA)
- Geometry (AREA)
- Drying Of Semiconductors (AREA)
Abstract
Description
Claims
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR0200032 | 2002-01-03 | ||
FR0200032A FR2834382B1 (en) | 2002-01-03 | 2002-01-03 | METHOD AND DEVICE FOR ANISOTROPIC SILICON ETCHING WITH HIGH ASPECT FACTOR |
PCT/FR2002/004588 WO2003060975A1 (en) | 2002-01-03 | 2002-12-31 | Method and device for anisotropic etching of high aspect ratio |
Publications (1)
Publication Number | Publication Date |
---|---|
EP1464078A1 true EP1464078A1 (en) | 2004-10-06 |
Family
ID=8871147
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP02806334A Withdrawn EP1464078A1 (en) | 2002-01-03 | 2002-12-31 | Method and device for anisotropic etching of high aspect ratio |
Country Status (5)
Country | Link |
---|---|
US (1) | US20050103749A1 (en) |
EP (1) | EP1464078A1 (en) |
JP (1) | JP4576122B2 (en) |
FR (1) | FR2834382B1 (en) |
WO (1) | WO2003060975A1 (en) |
Families Citing this family (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7041226B2 (en) * | 2003-11-04 | 2006-05-09 | Lexmark International, Inc. | Methods for improving flow through fluidic channels |
US7708859B2 (en) * | 2004-04-30 | 2010-05-04 | Lam Research Corporation | Gas distribution system having fast gas switching capabilities |
FR2880469B1 (en) * | 2005-01-03 | 2007-04-27 | Cit Alcatel | DEVICE FOR MANUFACTURING A MASK BY PLASMA ETCHING OF A SEMICONDUCTOR SUBSTRATE |
JP4512529B2 (en) * | 2005-07-15 | 2010-07-28 | 住友精密工業株式会社 | Etching method and etching apparatus |
JP4512533B2 (en) * | 2005-07-27 | 2010-07-28 | 住友精密工業株式会社 | Etching method and etching apparatus |
JP2009503882A (en) * | 2005-08-04 | 2009-01-29 | アビザ テクノロジー リミティド | Substrate processing method |
KR101174775B1 (en) * | 2005-08-29 | 2012-08-20 | 엘지디스플레이 주식회사 | method for manufacturing of printing plate |
WO2008007944A1 (en) * | 2006-07-12 | 2008-01-17 | Technische Universiteit Eindhoven | Method and device for treating a substrate by means of a plasma |
US8187483B2 (en) | 2006-08-11 | 2012-05-29 | Jason Plumhoff | Method to minimize CD etch bias |
GB0616125D0 (en) * | 2006-08-14 | 2006-09-20 | Radiation Watch Ltd | Etch process |
KR101001875B1 (en) | 2006-09-30 | 2010-12-17 | 엘지이노텍 주식회사 | Method for forming a fine pattern using isotropic etching panel member for semiconductor substrate comprising fine pattern produced by the method |
US20080146034A1 (en) * | 2006-12-13 | 2008-06-19 | Applied Materials, Inc. | Method for recess etching |
CN101903977A (en) | 2007-12-21 | 2010-12-01 | 朗姆研究公司 | Photoresist double patterning |
JP5102653B2 (en) * | 2008-02-29 | 2012-12-19 | 東京エレクトロン株式会社 | Plasma etching method, plasma etching apparatus and computer storage medium |
JP5608157B2 (en) * | 2008-03-21 | 2014-10-15 | アプライド マテリアルズ インコーポレイテッド | Substrate etching system and process method and apparatus |
US20090242512A1 (en) * | 2008-03-27 | 2009-10-01 | Dalsa Semiconductor Inc. | Deep reactive ion etching |
JP5305734B2 (en) * | 2008-05-19 | 2013-10-02 | ラピスセミコンダクタ株式会社 | Dry etching method |
KR101795658B1 (en) * | 2009-01-31 | 2017-11-08 | 어플라이드 머티어리얼스, 인코포레이티드 | Method and apparatus for etching |
JP5413331B2 (en) * | 2010-08-19 | 2014-02-12 | 株式会社デンソー | Manufacturing method of semiconductor device |
JP5723678B2 (en) | 2011-05-31 | 2015-05-27 | 東京エレクトロン株式会社 | Plasma processing apparatus and gas supply method thereof |
CN103620734B (en) | 2011-06-30 | 2017-02-15 | 应用材料公司 | Method and apparatus for fast gas exchange, fast gas switching and programmable gas delivery |
JP5961794B2 (en) * | 2012-08-29 | 2016-08-02 | サムコ株式会社 | Method for manufacturing silicon substrate having concavo-convex structure with high aspect ratio |
DE102014216195A1 (en) | 2014-08-14 | 2016-02-18 | Robert Bosch Gmbh | Apparatus for anisotropically etching a substrate and method for operating an apparatus for anisotropic etching of a substrate |
JP6456131B2 (en) * | 2014-12-18 | 2019-01-23 | キヤノン株式会社 | Substrate processing method and liquid discharge head manufacturing method |
JP6609535B2 (en) * | 2016-09-21 | 2019-11-20 | 株式会社日立ハイテクノロジーズ | Plasma processing method |
KR102693092B1 (en) * | 2021-12-17 | 2024-08-07 | 세메스 주식회사 | Substrate treating apparatus and method thereof |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE19919469A1 (en) * | 1999-04-29 | 2000-11-02 | Bosch Gmbh Robert | Process for plasma etching silicon |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0612767B2 (en) * | 1984-01-25 | 1994-02-16 | 株式会社日立製作所 | Groove and etching method thereof |
JP2502536B2 (en) * | 1986-08-08 | 1996-05-29 | 松下電器産業株式会社 | Pattern formation method |
DE4241045C1 (en) * | 1992-12-05 | 1994-05-26 | Bosch Gmbh Robert | Process for anisotropic etching of silicon |
JPH0817796A (en) * | 1994-06-28 | 1996-01-19 | Hitachi Ltd | Method and apparatus for dry etching and semiconductor device |
TW487983B (en) * | 1996-04-26 | 2002-05-21 | Hitachi Ltd | Manufacturing method for semiconductor device |
ATE251341T1 (en) * | 1996-08-01 | 2003-10-15 | Surface Technology Systems Plc | METHOD FOR ETCHING SUBSTRATES |
JPH11195641A (en) * | 1998-01-05 | 1999-07-21 | Matsushita Electric Ind Co Ltd | Plasma treatment |
US6355181B1 (en) * | 1998-03-20 | 2002-03-12 | Surface Technology Systems Plc | Method and apparatus for manufacturing a micromechanical device |
DE19826382C2 (en) * | 1998-06-12 | 2002-02-07 | Bosch Gmbh Robert | Process for anisotropic etching of silicon |
KR100639841B1 (en) * | 1998-07-23 | 2006-10-27 | 서페이스 테크놀로지 시스템스 피엘씨 | Method and apparatus for anisotropic etching |
JP4680333B2 (en) * | 1998-12-28 | 2011-05-11 | 東京エレクトロンAt株式会社 | Plasma processing method, etching method, plasma processing apparatus and etching apparatus |
JP4221859B2 (en) * | 1999-02-12 | 2009-02-12 | 株式会社デンソー | Manufacturing method of semiconductor device |
US20020134749A1 (en) * | 2001-01-26 | 2002-09-26 | Chromux Technologies. Inc. | Method of making a vertical, mirror quality surface in silicon and mirror made by the method |
US6846746B2 (en) * | 2002-05-01 | 2005-01-25 | Applied Materials, Inc. | Method of smoothing a trench sidewall after a deep trench silicon etch process |
-
2002
- 2002-01-03 FR FR0200032A patent/FR2834382B1/en not_active Expired - Lifetime
- 2002-12-31 JP JP2003560972A patent/JP4576122B2/en not_active Expired - Lifetime
- 2002-12-31 US US10/500,654 patent/US20050103749A1/en not_active Abandoned
- 2002-12-31 WO PCT/FR2002/004588 patent/WO2003060975A1/en active Application Filing
- 2002-12-31 EP EP02806334A patent/EP1464078A1/en not_active Withdrawn
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE19919469A1 (en) * | 1999-04-29 | 2000-11-02 | Bosch Gmbh Robert | Process for plasma etching silicon |
Non-Patent Citations (1)
Title |
---|
See also references of WO03060975A1 * |
Also Published As
Publication number | Publication date |
---|---|
FR2834382B1 (en) | 2005-03-18 |
US20050103749A1 (en) | 2005-05-19 |
WO2003060975A1 (en) | 2003-07-24 |
JP4576122B2 (en) | 2010-11-04 |
JP2005515631A (en) | 2005-05-26 |
FR2834382A1 (en) | 2003-07-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1464078A1 (en) | Method and device for anisotropic etching of high aspect ratio | |
EP2939262B1 (en) | Microelectronic method for etching a layer | |
EP2750170B1 (en) | Method for forming spacers of a transistor gate | |
FR3017241A1 (en) | PLASMA ETCHING PROCESS | |
FR2477773A1 (en) | METHOD FOR MANUFACTURING SEMICONDUCTOR CIRCUITS | |
FR3023973A1 (en) | METHOD FOR FORMING SPACERS OF A GRID OF A TRANSISTOR | |
WO2007088302A1 (en) | Anisotropic etching process | |
FR2914782A1 (en) | SILICON ANISOTROPID DEEP ETCHING PROCESS | |
FR2530865A1 (en) | PLASMA ATTACHING METHOD IN THE MANUFACTURE OF SEMICONDUCTOR DEVICES | |
EP0000316A1 (en) | Method of manufacturing semiconductor devices comprising recessed silicon oxide regions | |
EP3152786B1 (en) | Method for the random texturing of a semiconductor substrate | |
FR2537341A1 (en) | METHOD FOR MAKING A SEMICONDUCTOR DEVICE AND SEMICONDUCTOR DEVICE PRODUCED ACCORDING TO SAID METHOD | |
EP3506336B1 (en) | Method for etching a three-dimensional dielectric layer | |
FR2492591A1 (en) | METHOD OF MANUFACTURING AN INTEGRATED CIRCUIT | |
EP3107125A1 (en) | Method for forming spacers of a transistor gate | |
EP3107118B1 (en) | Method for forming spaces of a transistor gate | |
EP0347992B1 (en) | Process for producing semiconductor devices comprising at least a step of reactive ion etching | |
FR3037712A1 (en) | METHOD OF REALIZING REASONS BY IMPLANTATION | |
EP3671815B1 (en) | Method for etching a three-dimensional dielectric layer | |
WO2002005336A1 (en) | Method for producing a gate for a cmos transistor structure having a channel of reduced length | |
EP3792958A1 (en) | Method for etching a layer made from iii-v material | |
EP4053884B1 (en) | Method for etching a three-dimensional dielectric layer | |
FR2478421A1 (en) | METHOD FOR MANUFACTURING MICROMINIATURE DEVICES BY REACTIVE ATTACK OF SILICON WITH BOMBING | |
EP4053883A1 (en) | Method for etching a three-dimensional dielectric layer | |
EP0223721B1 (en) | Method for plasma etching of a material |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20040803 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LI LU MC NL PT SE SI SK TR |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: ALCATEL LUCENT |
|
17Q | First examination report despatched |
Effective date: 20110117 |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: TEGAL CORPORATION |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION HAS BEEN WITHDRAWN |
|
18W | Application withdrawn |
Effective date: 20180620 |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: H01L 21/308 20060101ALI20030730BHEP Ipc: B81C 1/00 20060101ALI20030730BHEP Ipc: H01L 21/3065 20060101AFI20030730BHEP Ipc: B81B 1/00 20060101ALI20030730BHEP |