EP1405343A2 - Multichip module fabricated on a semiconductor or dieletric wafer and method for manufacturing same - Google Patents

Multichip module fabricated on a semiconductor or dieletric wafer and method for manufacturing same

Info

Publication number
EP1405343A2
EP1405343A2 EP02725722A EP02725722A EP1405343A2 EP 1405343 A2 EP1405343 A2 EP 1405343A2 EP 02725722 A EP02725722 A EP 02725722A EP 02725722 A EP02725722 A EP 02725722A EP 1405343 A2 EP1405343 A2 EP 1405343A2
Authority
EP
European Patent Office
Prior art keywords
substrate
circuitry
integrated circuit
vias
high density
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
EP02725722A
Other languages
German (de)
French (fr)
Inventor
George Liang-Tai Chiu
John Harold Magerlein
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=25277894&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=EP1405343(A2) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of EP1405343A2 publication Critical patent/EP1405343A2/en
Ceased legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/10251Elemental semiconductors, i.e. Group IV
    • H01L2924/10253Silicon [Si]

Definitions

  • This invention relates to the concept and the fabrication of a multi chip electronic module having a high density of interconnects and fabricated using integrated circuit processes on semiconductor or dielectric wafers.
  • a package of individual integrated circuit and other elements which may be described as a system on a package, can offer technical and economic advantages compared to a single fully integrated chip or to a conventional multi chip module.
  • a wafer of a semiconductor such as silicon or a dielectric such as glass is used as an electronic module package substrate.
  • Conducting vias through the wafer and high density, inter and intra, chip contacts and wiring, are fabricated using conventional silicon wafer processing tools and processes available in the art.
  • the substrate may be chosen to have a similar thermal expansion coefficient as that of the chips mounted thereon.
  • the use of vias through the substrate provides for a high density of connections exiting to the neat level of packaging hierarchy, allows short paths for power and signals and improves power and ground distribution.
  • Figure 1 is a cross sectional depiction of the package of the invention, illustrating a module with vias and surface circuitry, supporting two integrated circuit chips.
  • Figure 2 is a top view of a wafer in the process of becoming a set of module substrates with an example layout of modules, wiring and via locations.
  • Figure 3 is a cross sectional depiction of the wafer of Figure 2 partially along the line 3—3, illustrating the partial formation of vias to a depth "D”.
  • Figure 4 is a cross sectional depiction of a further partial product of the portion of a Fig. 3 wafer, illustrating wiring pattern, via connection and electrical isolation features.
  • Figure 5 is a top view of a four integrated circuit module that has been diced along the dotted lines of Figure 2.
  • Figure 6 is a cross sectional view along the line 6—6 of Figure 5 of the module in Figure 5 showing the chips positioned on the substrate, the chip attachment contacts, the inter and intra, module wiring and the vias.
  • Figure 7 is a cross sectional view of the module as in Figure 6 after mounting to an external package substrate using ball contacts.
  • the invention provides an electronic package with a semiconductor or dielectric substrate with electrically isolated conducting vias from one face to the other and with high density conducting wiring and contacts on one or both surfaces.
  • Low conductivity silicon in wafer form is a satisfactory material for the substrate.
  • High density can be readily fabricated on such a substrate using processes which are well developed for the fabrication of integrated circuit wiring.
  • substrates of this material may be chosen to have a thermal expansion coefficient matching that of integrated circuit elements so as to minimize thermal stresses between chips and the silicon package module.
  • the use of conducting vias through the substrate allows a high density of connections and provides short paths for the connection of power and signals, thus improving the electrical performance of the package.
  • FIG. 1 wherein there is shown a cross sectional depiction of the module of the invention consisting of integrated circuits 2, of which two are shown, attached to a substrate 3 of silicon, that in turn has vias 4 and surface circuitry 5.
  • the vias 4 are distributed throughout the area of the substrate 3 so as to provide short length external electrical connections to the surface circuitry 5.
  • the circuitry 5, which may have multiple layers of conductors and insulation, provides wiring with a density comparable to that on integrated circuits and much greater than is typically found on electronic packages.
  • the circuitry 5 provides for the intra chip, the inter chip and the external connections of the package.
  • the substrate member 3 may be fabricated as a portion of a larger wafer as shown in Figure 2.
  • Figure 2 is a top view of a silicon wafer in the process of becoming a set of packaging substrates with an example layout of modules, wiring and via locations.
  • Figures 3 and 4 show partial depictions of the wafer of Figure 2 along the line 3—3.
  • Figure 3 depicts the wafer after the etching, isolation and the filling of the vias to a depth D.
  • Figure 4 depicts the wafer at a later stage of processing, following the formation of the surface wiring pattern and the thinning of the wafer to expose the back of the vias that extend through the wafer.
  • a wafer 20 which could be cut from a grown crystalline boule, is laid out into module substrates 23 - 28 defined by dotted lines 22.
  • a future dicing operation along dotted lines 22 is employed to separate the modules.
  • High density wiring and interconnection processes are employed to produce personalized wiring 29 for each of the areas 23 - 28, only the wiring for module 27 being shown. Connections from the personalized wiring to the integrated circuit chips are generally labeled as element 30.
  • the vias are etched to a depth D.
  • the depth of the etch may be the full thickness of the wafer or may be less, as depicted here.
  • the etch depth D operates to establish the final thickness of the substrate.
  • the etched holes may optionally be provided with electrical isolation such as would occur on silicon by growing an oxide lining 7.
  • the hole 4 is then filled with conductor metal 6 which may protrude above the surface 10 and which may be brought flush with the surface 10 with a chemical mechanical polish.
  • high density wiring 5 has been fabricated on the surface of the wafer.
  • This wiring which may consist of one or more metal levels with necessary dielectric levels and vias, may contact the metal 6 in the substrate vias.
  • the lower surface 40 of the wafer 20 has been eroded away using such techniques as grinding or chemical mechanical polishing to the dimension D from the surface 10, exposing the bottom of the vias 4 with the metal filling 6. Ball metal contacting may now be employed in making external connections to the metal fillings 6 in the surface 40.
  • wiring in the module may form connections within and between integrated circuits and other components mounted thereon so as to assemble functional circuitry, up through a complete system.
  • FIGs. 5-7 using the same reference numerals for like elements from previous figures, an illustration is advanced in Figure 5 of a top view of a four integrated circuit module such as 27 of Fig. 2, with intra chip wiring 29 and inter chip wiring 31 , that has been diced along lines 22 out of a wafer such as 20 of Figure 2.
  • Figure 6 is a cross sectional view along the line 6—6 of Figure 5 of the module such as 27 in Figure 5 showing four chips such as 2 of Fig. 1 , connected using connections 50 of the high density damascene type well known in the art to the high density wiring 5 on the substrate 3.
  • the ball contacts 51 of which seven are shown provide external contact to outside type circuitry such as printed circuit element 52.
  • a wafer of silicon with low electrical conductivity is used as the substrate 3.
  • Holes 4, to become vias are etched into the substrate wafer 3 through an etch mask on the upper surface 10, to a depth D sufficient to leave enough material for physical support in fabrication and service after the lower surface 40 of the wafer is removed using a process such as grinding or chemical- mechanical polishing. Etching may be done at high rates of about 5 - 30 micrometers per minute, so as to achieve a practical process time.
  • the sidewalls may be oxidized 7 to provide electrical isolation and a diffusion barrier if these are required for a particular application.
  • the openings are then filled with a metal 6 such as copper. Vias at 25 - 50 micrometer are routine. Chemical - mechanical polishing is employed at the surface 10 to insure planarization around the vias.
  • the high density wiring 5 is fabricated on the surface 10.
  • the circuitry 5 may have multiple interconnected layers fabricated using techniques which are known in the art of semiconductor chip fabrication.
  • the circuitry- 5 may involve both inter chip wiring as illustrated by element 31 in Fig. 5 and intra chip wiring as illustrated by element 29 in Figure 2.
  • Chip attachment contacts may be made with such techniques as solder technology and diffusion bonding.
  • the silicon wafer may then be thinned as illustrated in Figure 4, to establish the dimension D the filled 6, isolated 7 vias 4 in the surface 40.
  • the thinning step can be performed earlier in the process.
  • the ball type 51 metallurgy well known in the art is used to make contact to an external wiring member 52.
  • the ball metallurgy permits contacting with a simple temperature excursion and dwell and is well within the usual process windows. Contacts may be made on the surface of the wiring 5 to specific contacts of the 50 type where needed.
  • the wafer may be then diced into modules along the lines 22 of Fig. 2.
  • the use of a silicon substrate with conductive vias offers several advantages compared to other packages known in the art.
  • Silicon has a high thermal conductivity and its thermal expansion coefficient matches that of silicon based integrated circuits which may be mounted thereon.
  • the vias are selectable in location throughout the module area, which is an advantageous power and signal distribution arrangement, and further there is flexibility on chip size, wiring configuration, and fabrication process.

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Wire Bonding (AREA)

Abstract

A semiconductor or dielectric wafer with conducting vias is used as a substrate in an integrated circuit packaging structure, where high density inter and intra chip contacts and wiring are positioned on the substrate face on which the integrated circuitry is mounted, and external signal and power circuitry is contacted through the opposite face. Use of a substrate such as silicon permits the use of conventional silicon processes available in the art for providing high wiring density together with matching of the thermal expansion coefficient of any silicon chips in the integrated circuits. The use of vias through the substrate allows a high density of connections leaving the silicon substrate and provides short paths for the connections of power and signals.

Description

SYSTEM ON A PACKAGE FABRICATED ON A SEMICONDUCTOR
OR DIELECTRIC WAFER
FIELD OF THE INVENTION
This invention relates to the concept and the fabrication of a multi chip electronic module having a high density of interconnects and fabricated using integrated circuit processes on semiconductor or dielectric wafers. Such a package of individual integrated circuit and other elements, which may be described as a system on a package, can offer technical and economic advantages compared to a single fully integrated chip or to a conventional multi chip module.
BACKGROUND OF THE INVENTION
In the assembly of integrated semiconductor circuit elements such as integrated circuit chips and other passive and active electrical components into a complete unit, these elements are typically mounted in an electronic package which provides for interconnection among the elements. Electronic packages typically provide a much lower density of interconnection and wiring than is available within an integrated circuit chip. Thus as many diverse functions as possible are often combined within single integrated circuit chips in order to make use of the dense multi layer chip wiring to maximize the functionality and performance of the complete unit. As the function performed by the unit increases in complexity, the chip size typically increases.
As the size of an integrated circuit chip becomes larger, the yield of satisfactory chips in a typical manufacturing process decreases exponentially and the cost of the chip increases beyond acceptable limits. Furthermore, the diverse parts of the chip must all be fabricated using the same fabrication process, typically leading to difficult compromises. For example, combining logic and memory circuits on the same chip with a compromise process degrades logic performance and memory density compared to using the optimal process technology for each type of circuit. Integrating many diverse functions on a single chip also greatly increases design time. These problems can be avoided by using a number of smaller chips connected together in an electronic package, but performance may be degraded due to the lower interconnection capability of typical packages.
There has been some effort in the art, as illustrated in U.S. Patent 6,025,638 to develop electronic packaging which provides a greater density of interconnects. This approach employs a complex fabrication process which uses materials and processes which are not typically practiced as part of semiconductor chip or package fabrication.
In addition to the considerations of chip size and partitioning, there also considerations in choosing electronic package materials and processes which are commonly practiced, well characterized, inexpensive, and simple. Some insight into such considerations are discussed in a publication titled "Silicon Interposer Technology For High-Density Package" by Matsuo et al., in the Proceedings of the 50th IEEE Electronic Components and Technology Conference, 2000, pages 1455- 1459; wherein the use of a silicon interposer attached to a single chip is advanced.
There are clear needs in the art for an electronic packaging capability that will operate to provide a high interconnect and wiring density between chips and which will allow the package to be fabricated using a simple technique involving commonly available fabrication processes and tools.
SUMMARY OF THE INVENTION
In the invention, a wafer of a semiconductor such as silicon or a dielectric such as glass is used as an electronic module package substrate. Conducting vias through the wafer and high density, inter and intra, chip contacts and wiring, are fabricated using conventional silicon wafer processing tools and processes available in the art. The substrate may be chosen to have a similar thermal expansion coefficient as that of the chips mounted thereon. The use of vias through the substrate provides for a high density of connections exiting to the neat level of packaging hierarchy, allows short paths for power and signals and improves power and ground distribution. BRIEF DESCRIPTION OF THE DRAWINGS
Figure 1 is a cross sectional depiction of the package of the invention, illustrating a module with vias and surface circuitry, supporting two integrated circuit chips.
Figure 2 is a top view of a wafer in the process of becoming a set of module substrates with an example layout of modules, wiring and via locations.
Figure 3 is a cross sectional depiction of the wafer of Figure 2 partially along the line 3—3, illustrating the partial formation of vias to a depth "D".
Figure 4 is a cross sectional depiction of a further partial product of the portion of a Fig. 3 wafer, illustrating wiring pattern, via connection and electrical isolation features.
Figure 5 is a top view of a four integrated circuit module that has been diced along the dotted lines of Figure 2.
Figure 6 is a cross sectional view along the line 6—6 of Figure 5 of the module in Figure 5 showing the chips positioned on the substrate, the chip attachment contacts, the inter and intra, module wiring and the vias.
, Figure 7 is a cross sectional view of the module as in Figure 6 after mounting to an external package substrate using ball contacts.
DESCRIPTION OF THE INVENTION
The invention provides an electronic package with a semiconductor or dielectric substrate with electrically isolated conducting vias from one face to the other and with high density conducting wiring and contacts on one or both surfaces.
For clarity and simplicity of explanation, the description will be focused around the material silicon for both the substrate and for the processes employed. Low conductivity silicon in wafer form is a satisfactory material for the substrate. High density can be readily fabricated on such a substrate using processes which are well developed for the fabrication of integrated circuit wiring. In addition substrates of this material may be chosen to have a thermal expansion coefficient matching that of integrated circuit elements so as to minimize thermal stresses between chips and the silicon package module. The use of conducting vias through the substrate allows a high density of connections and provides short paths for the connection of power and signals, thus improving the electrical performance of the package.
Referring to Figure 1 wherein there is shown a cross sectional depiction of the module of the invention consisting of integrated circuits 2, of which two are shown, attached to a substrate 3 of silicon, that in turn has vias 4 and surface circuitry 5. The vias 4, of which three are shown, each consist of a conducting member 6 which may optionally be surrounded by an electrically insulating layer 7, such as would occur by oxidation of the walls of the via hole through the silicon substrate 3 prior to filling with conducting material forming the conducting member 6. In the event that the substrate 3 were to be of a dielectric such as glass the providing of an electrical insulating layer around the via would not be needed. The vias 4 are distributed throughout the area of the substrate 3 so as to provide short length external electrical connections to the surface circuitry 5. The circuitry 5, which may have multiple layers of conductors and insulation, provides wiring with a density comparable to that on integrated circuits and much greater than is typically found on electronic packages. The circuitry 5 provides for the intra chip, the inter chip and the external connections of the package.
The substrate member 3 may be fabricated as a portion of a larger wafer as shown in Figure 2. Figure 2 is a top view of a silicon wafer in the process of becoming a set of packaging substrates with an example layout of modules, wiring and via locations. Figures 3 and 4 show partial depictions of the wafer of Figure 2 along the line 3—3. Figure 3 depicts the wafer after the etching, isolation and the filling of the vias to a depth D. Figure 4 depicts the wafer at a later stage of processing, following the formation of the surface wiring pattern and the thinning of the wafer to expose the back of the vias that extend through the wafer. Referring to Figure 2, a wafer 20, which could be cut from a grown crystalline boule, is laid out into module substrates 23 - 28 defined by dotted lines 22. A future dicing operation along dotted lines 22 is employed to separate the modules. High density wiring and interconnection processes are employed to produce personalized wiring 29 for each of the areas 23 - 28, only the wiring for module 27 being shown. Connections from the personalized wiring to the integrated circuit chips are generally labeled as element 30.
Referring to Figure 3, which is a partial cross sectional depiction along the line 3—3 of Figure 2, the vias are etched to a depth D. The depth of the etch may be the full thickness of the wafer or may be less, as depicted here. The etch depth D operates to establish the final thickness of the substrate. The etched holes may optionally be provided with electrical isolation such as would occur on silicon by growing an oxide lining 7. The hole 4 is then filled with conductor metal 6 which may protrude above the surface 10 and which may be brought flush with the surface 10 with a chemical mechanical polish.
Referring to Figure 4, which is a further cross sectional depiction, high density wiring 5 has been fabricated on the surface of the wafer. This wiring, which may consist of one or more metal levels with necessary dielectric levels and vias, may contact the metal 6 in the substrate vias. Further, the lower surface 40 of the wafer 20 has been eroded away using such techniques as grinding or chemical mechanical polishing to the dimension D from the surface 10, exposing the bottom of the vias 4 with the metal filling 6. Ball metal contacting may now be employed in making external connections to the metal fillings 6 in the surface 40.
In accordance with the invention, wiring in the module may form connections within and between integrated circuits and other components mounted thereon so as to assemble functional circuitry, up through a complete system. Referring to Figs. 5-7 using the same reference numerals for like elements from previous figures, an illustration is advanced in Figure 5 of a top view of a four integrated circuit module such as 27 of Fig. 2, with intra chip wiring 29 and inter chip wiring 31 , that has been diced along lines 22 out of a wafer such as 20 of Figure 2. Figure 6 is a cross sectional view along the line 6—6 of Figure 5 of the module such as 27 in Figure 5 showing four chips such as 2 of Fig. 1 , connected using connections 50 of the high density damascene type well known in the art to the high density wiring 5 on the substrate 3. Further continuing, in Fig. 7 the ball contacts 51 of which seven are shown, provide external contact to outside type circuitry such as printed circuit element 52.
As an illustration of the considerations that become involved in the practice of the invention the following examples are provided correlated with the reference numerals of the drawings. A wafer of silicon with low electrical conductivity is used as the substrate 3. Holes 4, to become vias are etched into the substrate wafer 3 through an etch mask on the upper surface 10, to a depth D sufficient to leave enough material for physical support in fabrication and service after the lower surface 40 of the wafer is removed using a process such as grinding or chemical- mechanical polishing. Etching may be done at high rates of about 5 - 30 micrometers per minute, so as to achieve a practical process time. Once the holes 4 are formed, the sidewalls may be oxidized 7 to provide electrical isolation and a diffusion barrier if these are required for a particular application. The openings are then filled with a metal 6 such as copper. Vias at 25 - 50 micrometer are routine. Chemical - mechanical polishing is employed at the surface 10 to insure planarization around the vias.
The high density wiring 5 is fabricated on the surface 10. The circuitry 5 may have multiple interconnected layers fabricated using techniques which are known in the art of semiconductor chip fabrication. The circuitry- 5 may involve both inter chip wiring as illustrated by element 31 in Fig. 5 and intra chip wiring as illustrated by element 29 in Figure 2. Chip attachment contacts may be made with such techniques as solder technology and diffusion bonding.
The silicon wafer may then be thinned as illustrated in Figure 4, to establish the dimension D the filled 6, isolated 7 vias 4 in the surface 40. The thinning step can be performed earlier in the process. The ball type 51 metallurgy well known in the art is used to make contact to an external wiring member 52. The ball metallurgy permits contacting with a simple temperature excursion and dwell and is well within the usual process windows. Contacts may be made on the surface of the wiring 5 to specific contacts of the 50 type where needed. The wafer may be then diced into modules along the lines 22 of Fig. 2. The use of a silicon substrate with conductive vias offers several advantages compared to other packages known in the art. The well established techniques for fabricating wiring on silicon wafers allows for the easy fabrication of a much higher density of wiring than is achieved on other substrates. Silicon has a high thermal conductivity and its thermal expansion coefficient matches that of silicon based integrated circuits which may be mounted thereon. The vias are selectable in location throughout the module area, which is an advantageous power and signal distribution arrangement, and further there is flexibility on chip size, wiring configuration, and fabrication process.
What has been described is an electronic package with a supporting substrate consisting of a wafer of silicon or other suitable semiconductor or dielectric having conducting vias and high density inter and intra chip contacts and wiring on the substrate face on which the integrated circuitry is mounted and there is connection to less dense higher power output circuitry through the opposite face.

Claims

WHAT IS CLAIMED IS:
1. In an integrated circuit package wherein components including integrated circuit elements are interconnected into a functional unit and then further connected into power and signal external circuitry, characterized in that the integrated circuit package comprises:
a substrate member of a material taken from the group of semiconductor and dielectric,
said substrate having first and second essentially parallel faces,
said substrate having high density wiring positioned on said first of said first and second essentially parallel faces,
said substrate having at least one via member extending through said substrate from said first to said second of said essentially parallel faces,
at least one said component including at least one said integrated circuit member positioned on said first of said first and second parallel faces of said substrate and inter and intra including said at least one via connected through said high density wiring, and,
at least one external density circuit connection positioned on said second of said first and second parallel faces and connected to at least one said via member.
2. The improvement of claim 1 wherein said substrate member and at least one of said integrated circuit members have a matching specific temperature coefficient of expansion.
3. The improvement of claim 1 wherein said at least one external density circuit connection positioned on said second of said first and second parallel faces and connected to at least one said via member involves ball metallurgy.
4. The improvement of claim 1 wherein said via members are of at least one of copper, nickel and aluminum.
5. The method of interconnecting integrated circuit elements into a functional circuit unit and then further connecting said unit into power and signal external circuitry, comprising the steps of:
providing a substrate member having first and second essentially parallel faces separated by a first thickness dimension,
forming a pattern of holes for vias in said first face of said substrate to a depth that is less than said first thickness dimension,
filling said via holes with a conductor material,
plagiarizing said first face of said substrate including said filled vias,
applying high density circuitry on said first face of said substrate,
said applying step serially including providing contacts into said circuitry from said vias on said first face of said substrate, and,
providing contacts in the exposed surface of said high density circuitry for connections to said integrated circuit elements,
removing material from said second face of said substrate thereby exposing said conductor filled vias,
positioning on and contacting into said high density circuitry each of said at least one integrated circuit members, and,
contacting each said exposed via in said second face of said substrate into external power and signal circuitry.
6. The interconnecting method of claim 5 wherein the material of said substrate is silicon.
7. The interconnecting method of claim 6 including the step of providing a layer of isolation on the walls of said via holes before the step of filling said via holes with metal.
8. The interconnecting method of claim 7 wherein said isolation is a material taken from the group of silicon oxide, silicon nitride, tantalum and tantalum nitride.
9. The interconnecting method of claim 6 wherein said vias are filled with at least one metal taken from the group of copper, nickel and aluminum.
10. The interconnecting method of claim 6 wherein said contacting into power and signal external circuitry involves ball metallurgical contacts.
11. In interconnecting integrated circuit elements with each other and into power and external circuitry, the packaging method comprising the steps of:
providing an insulating substrate member said substrate member having first and second essentially parallel faces,
said substrate having a pattern of conductor filled vias each exposed on said first and said second faces,
applying at least one layer of high density circuitry on the first of said first and second faces of said substrate with external connections to said exposed vias,
positioning said integrated circuit elements on and connecting into said high density circuitry on said first face of said substrate, and,
applying a contact to each said exposed via on said second of said faces of said substrate into power and signal external circuitry.
12. The interconnecting method of claim 11 including in said step of providing a pattern of conductor filled vias each exposed on said first and said second substrate faces, the providing of electrical isolation at each via.
13. The interconnecting method of claim 11 wherein said substrate is of silicon.
14. The interconnecting method of claim 13 wherein said electrical isolation is oxidation on the walls of said via holes prior to filling with metal.
15. The interconnecting method of claim 14 wherein said contact is into power and signal external circuitry involves ball metallurgy.
EP02725722A 2001-04-19 2002-04-17 Multichip module fabricated on a semiconductor or dieletric wafer and method for manufacturing same Ceased EP1405343A2 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US838725 1986-03-11
US09/838,725 US6593644B2 (en) 2001-04-19 2001-04-19 System of a package fabricated on a semiconductor or dielectric wafer with wiring on one face, vias extending through the wafer, and external connections on the opposing face
PCT/US2002/012207 WO2002086971A2 (en) 2001-04-19 2002-04-17 Multichip module fabricated on a semiconductor or dielectric wafer and method for manufacturing same

Publications (1)

Publication Number Publication Date
EP1405343A2 true EP1405343A2 (en) 2004-04-07

Family

ID=25277894

Family Applications (1)

Application Number Title Priority Date Filing Date
EP02725722A Ceased EP1405343A2 (en) 2001-04-19 2002-04-17 Multichip module fabricated on a semiconductor or dieletric wafer and method for manufacturing same

Country Status (11)

Country Link
US (1) US6593644B2 (en)
EP (1) EP1405343A2 (en)
JP (1) JP2004536449A (en)
KR (1) KR100656218B1 (en)
CN (1) CN1314117C (en)
AU (1) AU2002256271A1 (en)
CZ (1) CZ20032834A3 (en)
HU (1) HUP0303965A3 (en)
PL (1) PL368078A1 (en)
TW (1) TW586196B (en)
WO (1) WO2002086971A2 (en)

Families Citing this family (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3788268B2 (en) * 2001-05-14 2006-06-21 ソニー株式会社 Manufacturing method of semiconductor device
US20030057544A1 (en) * 2001-09-13 2003-03-27 Nathan Richard J. Integrated assembly protocol
US20030059976A1 (en) * 2001-09-24 2003-03-27 Nathan Richard J. Integrated package and methods for making same
US20030153119A1 (en) * 2002-02-14 2003-08-14 Nathan Richard J. Integrated circuit package and method for fabrication
US6821347B2 (en) * 2002-07-08 2004-11-23 Micron Technology, Inc. Apparatus and method for depositing materials onto microelectronic workpieces
US7422635B2 (en) * 2003-08-28 2008-09-09 Micron Technology, Inc. Methods and apparatus for processing microfeature workpieces, e.g., for depositing materials on microfeature workpieces
US7449067B2 (en) * 2003-11-03 2008-11-11 International Business Machines Corporation Method and apparatus for filling vias
US7091124B2 (en) 2003-11-13 2006-08-15 Micron Technology, Inc. Methods for forming vias in microelectronic devices, and methods for packaging microelectronic devices
US8084866B2 (en) 2003-12-10 2011-12-27 Micron Technology, Inc. Microelectronic devices and methods for filling vias in microelectronic devices
US20050247894A1 (en) 2004-05-05 2005-11-10 Watkins Charles M Systems and methods for forming apertures in microfeature workpieces
US7232754B2 (en) 2004-06-29 2007-06-19 Micron Technology, Inc. Microelectronic devices and methods for forming interconnects in microelectronic devices
US7083425B2 (en) 2004-08-27 2006-08-01 Micron Technology, Inc. Slanted vias for electrical circuits on circuit boards and other substrates
US7300857B2 (en) 2004-09-02 2007-11-27 Micron Technology, Inc. Through-wafer interconnects for photoimager and memory wafers
US7230334B2 (en) 2004-11-12 2007-06-12 International Business Machines Corporation Semiconductor integrated circuit chip packages having integrated microchannel cooling modules
US7271482B2 (en) 2004-12-30 2007-09-18 Micron Technology, Inc. Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods
US7199450B2 (en) * 2005-05-13 2007-04-03 International Business Machines Corporation Materials and method to seal vias in silicon substrates
US7795134B2 (en) 2005-06-28 2010-09-14 Micron Technology, Inc. Conductive interconnect structures and formation methods using supercritical fluids
US20060290001A1 (en) * 2005-06-28 2006-12-28 Micron Technology, Inc. Interconnect vias and associated methods of formation
US7932182B2 (en) * 2005-08-19 2011-04-26 Honeywell International Inc. Creating novel structures using deep trenching of oriented silicon substrates
US20070042563A1 (en) * 2005-08-19 2007-02-22 Honeywell International Inc. Single crystal based through the wafer connections technical field
US7863187B2 (en) 2005-09-01 2011-01-04 Micron Technology, Inc. Microfeature workpieces and methods for forming interconnects in microfeature workpieces
US7262134B2 (en) 2005-09-01 2007-08-28 Micron Technology, Inc. Microfeature workpieces and methods for forming interconnects in microfeature workpieces
US7749899B2 (en) 2006-06-01 2010-07-06 Micron Technology, Inc. Microelectronic workpieces and methods and systems for forming interconnects in microelectronic workpieces
US7629249B2 (en) 2006-08-28 2009-12-08 Micron Technology, Inc. Microfeature workpieces having conductive interconnect structures formed by chemically reactive processes, and associated systems and methods
US7902643B2 (en) 2006-08-31 2011-03-08 Micron Technology, Inc. Microfeature workpieces having interconnects and conductive backplanes, and associated systems and methods
US8110899B2 (en) * 2006-12-20 2012-02-07 Intel Corporation Method for incorporating existing silicon die into 3D integrated stack
US7838420B2 (en) 2007-08-29 2010-11-23 Freescale Semiconductor, Inc. Method for forming a packaged semiconductor device
SG150410A1 (en) 2007-08-31 2009-03-30 Micron Technology Inc Partitioned through-layer via and associated systems and methods
US7884015B2 (en) 2007-12-06 2011-02-08 Micron Technology, Inc. Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods
DE102008035901A1 (en) * 2008-07-31 2010-02-18 Osram Opto Semiconductors Gmbh Process for the production of optoelectronic components and optoelectronic component
US7872332B2 (en) 2008-09-11 2011-01-18 Micron Technology, Inc. Interconnect structures for stacked dies, including penetrating structures for through-silicon vias, and associated systems and methods
KR20100037300A (en) * 2008-10-01 2010-04-09 삼성전자주식회사 Method of forming semiconductor device having embedded interposer
US8169055B2 (en) * 2009-03-18 2012-05-01 International Business Machines Corporation Chip guard ring including a through-substrate via
US8367475B2 (en) * 2011-03-25 2013-02-05 Broadcom Corporation Chip scale package assembly in reconstitution panel process format
CN106373938B (en) * 2016-11-18 2019-02-26 江阴长电先进封装有限公司 A kind of structure and its packaging method of hybrid density package substrate
CN106373939B (en) * 2016-11-18 2019-04-19 江阴长电先进封装有限公司 A kind of structure and its packaging method of package substrate

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4811082A (en) * 1986-11-12 1989-03-07 International Business Machines Corporation High performance integrated circuit packaging structure
US5258648A (en) * 1991-06-27 1993-11-02 Motorola, Inc. Composite flip chip semiconductor device with an interposer having test contacts formed along its periphery
EP0804806A1 (en) * 1994-12-22 1997-11-05 Benedict G. Pace Device for superheating steam
US5998292A (en) * 1997-11-12 1999-12-07 International Business Machines Corporation Method for making three dimensional circuit integration
US6025638A (en) 1998-06-01 2000-02-15 International Business Machines Corporation Structure for precision multichip assembly
US6281042B1 (en) * 1998-08-31 2001-08-28 Micron Technology, Inc. Structure and method for a high performance electronic packaging assembly
US6229216B1 (en) * 1999-01-11 2001-05-08 Intel Corporation Silicon interposer and multi-chip-module (MCM) with through substrate vias
US6617681B1 (en) * 1999-06-28 2003-09-09 Intel Corporation Interposer and method of making same

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO02086971A2 *

Also Published As

Publication number Publication date
CZ20032834A3 (en) 2004-02-18
WO2002086971A2 (en) 2002-10-31
HUP0303965A2 (en) 2004-03-01
US6593644B2 (en) 2003-07-15
US20020153603A1 (en) 2002-10-24
TW586196B (en) 2004-05-01
CN1505838A (en) 2004-06-16
KR20040030542A (en) 2004-04-09
JP2004536449A (en) 2004-12-02
AU2002256271A1 (en) 2002-11-05
KR100656218B1 (en) 2006-12-13
HUP0303965A3 (en) 2006-01-30
CN1314117C (en) 2007-05-02
PL368078A1 (en) 2005-03-21
WO2002086971A3 (en) 2003-02-27

Similar Documents

Publication Publication Date Title
US6593644B2 (en) System of a package fabricated on a semiconductor or dielectric wafer with wiring on one face, vias extending through the wafer, and external connections on the opposing face
US5767001A (en) Process for producing semiconductor components between which contact is made vertically
US5481133A (en) Three-dimensional multichip package
US6962866B2 (en) System-on-a-chip with multi-layered metallized through-hole interconnection
US7388277B2 (en) Chip and wafer integration process using vertical connections
US5424245A (en) Method of forming vias through two-sided substrate
US5646067A (en) Method of bonding wafers having vias including conductive material
US6271059B1 (en) Chip interconnection structure using stub terminals
US5618752A (en) Method of fabrication of surface mountable integrated circuits
US5998292A (en) Method for making three dimensional circuit integration
US6548391B1 (en) Method of vertically integrating electric components by means of back contacting
US7786562B2 (en) Stackable semiconductor chip layer comprising prefabricated trench interconnect vias
US7781887B2 (en) Semiconductor device including an interconnect
JP2012129528A (en) Integration of shallow trench isolation and through-substrate vias into integrated circuit designs
US6908845B2 (en) Integrated circuit die and an electronic assembly having a three-dimensional interconnection scheme
CN115172272A (en) High-aspect-ratio TSV (through silicon via) electric communication structure and manufacturing method thereof
CN107644836A (en) Wafer three-dimensional integration lead technique and its structure for three-dimensional storage
EP1763079A1 (en) Stackable semiconductor chip layer comprising prefabricated trench interconnect vias

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20031020

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR

AX Request for extension of the european patent

Extension state: AL LT LV MK RO SI

17Q First examination report despatched

Effective date: 20080811

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN REFUSED

18R Application refused

Effective date: 20100415