EP1376665B1 - Gaseous phase growing device - Google Patents
Gaseous phase growing device Download PDFInfo
- Publication number
- EP1376665B1 EP1376665B1 EP02705172A EP02705172A EP1376665B1 EP 1376665 B1 EP1376665 B1 EP 1376665B1 EP 02705172 A EP02705172 A EP 02705172A EP 02705172 A EP02705172 A EP 02705172A EP 1376665 B1 EP1376665 B1 EP 1376665B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- lift pins
- susceptor
- wafer
- vapor phase
- particles
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000007792 gaseous phase Substances 0.000 title 1
- 238000001947 vapour-phase growth Methods 0.000 claims description 30
- 239000000758 substrate Substances 0.000 claims description 28
- 230000003746 surface roughness Effects 0.000 claims description 13
- 238000009434 installation Methods 0.000 claims description 3
- 235000012431 wafers Nutrition 0.000 description 59
- 239000002245 particle Substances 0.000 description 50
- 239000013078 crystal Substances 0.000 description 14
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 14
- 229910010271 silicon carbide Inorganic materials 0.000 description 14
- 239000000463 material Substances 0.000 description 11
- 230000007547 defect Effects 0.000 description 9
- 239000010408 film Substances 0.000 description 9
- 239000007789 gas Substances 0.000 description 8
- 238000005516 engineering process Methods 0.000 description 7
- 238000005259 measurement Methods 0.000 description 7
- 238000005498 polishing Methods 0.000 description 7
- 239000010409 thin film Substances 0.000 description 7
- 238000005229 chemical vapour deposition Methods 0.000 description 6
- 239000004065 semiconductor Substances 0.000 description 6
- 230000000052 comparative effect Effects 0.000 description 5
- 239000012808 vapor phase Substances 0.000 description 5
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 4
- 229910052710 silicon Inorganic materials 0.000 description 4
- 239000010703 silicon Substances 0.000 description 4
- 238000000149 argon plasma sintering Methods 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 238000007689 inspection Methods 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 239000012159 carrier gas Substances 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 229910003460 diamond Inorganic materials 0.000 description 1
- 239000010432 diamond Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 239000000843 powder Substances 0.000 description 1
- 238000010926 purge Methods 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- 239000004575 stone Substances 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/687—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches
- H01L21/68714—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support
- H01L21/68742—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support characterised by a lifting arrangement, e.g. lift pins
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/44—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
- C23C16/458—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating characterised by the method used for supporting substrates in the reaction chamber
- C23C16/4581—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating characterised by the method used for supporting substrates in the reaction chamber characterised by material of construction or surface finish of the means for supporting the substrate
Definitions
- the present invention relates to a vapor phase growth apparatus which performs installation and removal of a substrate on a susceptor by making lift pins go up and down.
- a single wafer type vapor phase growth apparatus has been known as a vapor phase growth apparatus for growing a single crystal thin film or the like on a semiconductor substrate, such as silicon or the like, in vapor phase.
- the single wafer type vapor phase growth apparatus comprises a susceptor in a reaction chamber in which source gas is supplied. A pocket portion for taking the substrate therein is formed on the susceptor.
- lift pins are arranged so as to be slid freely by passing into through holes provided on the pocket portion.
- Each lift pin is arranged so that its head portion may be faced to the pocket portion.
- the lift pins are made to go up and down and their heads are in contact with and separated from the rear surface of the substrate. Thereby, the substrate can be taken in the pocket portion, or the substrate can be taken out of the pocket portion.
- a corresponding apparatus is disclosed in JP-A-2000/323 556 .
- the substrate is taken in the pocket portion by sliding the lift pins and burying their head portions in the pocket portion in a state that the substrate is placed on the head portions of the lift pins.
- the substrate is taken in the pocket portion, and the source gas is supplied in the reaction chamber, and then, a single crystal thin film is grown on the substrate in vapor phase.
- the substrate after vapor phase growth is pushed out upwardly by pushing out the head portions of the lift pins from the pocket portion.
- the pushed-out substrate is carried to the outside of the reaction chamber with a transportation means, such as a handler or the like.
- An object of the present invention is to provide a vapor phase growth apparatus which can reduce adhesion of particles or formation of crystal defects caused during vapor phase growth.
- the inventor eagerly carried out researches repeatedly. As a result, the inventor paid attention to abraded particles generated by sliding the lift pins, as one of the causes of crystal defects or particles generated during vapor phase growth.
- As lift pins in earlier technology the ones that an SiC (Silicon Carbide) film is formed on the surface of a base material by a CVD (Chemical Vapor Deposition; chemical vapor phase growth) method have been used.
- the lift pins in earlier technology, in which the SiC film is formed by the CVD method have around 100 ⁇ m of surface roughness. Then, the inventor realized that generation of crystal defects or particles caused during the vapor phase growth can be controlled by making the surface roughness of the lift pins not more than 5 ⁇ m. Therefore, the present invention was made.
- the vapor phase growth apparatus of the present invention comprises: a reaction chamber; a susceptor for placing a substrate thereon, the susceptor being provided in the reaction chamber; a pocket portion formed in the susceptor, the pocket portion being provided with through holes; and lift pins each of which is inserted into each of the through holes, the lift pins being arranged so as to slide freely. Installation and removal of the substrate on the susceptor are made by lifting down the lift pins and making the lift pins be in contact with and separated from a rear surface of the substrate, and a surface of each of the lift pins that slides in contact with the susceptor is polished.
- the surface of each of the lift pins that slides in contact with the susceptor is preferably formed so that surface roughness is not more than 5 ⁇ m.
- a surface of the susceptor that slides in contact with each of the lift pins is preferably formed so that surface roughness is not more than 5 ⁇ m.
- a surface of each of the lift pins and a surface of the susceptor is preferably formed with SiC.
- each of the lift pins since the surface of each of the lift pins that slides in contact with the susceptor is polished, each of the lift pins becomes to slide more smoothly in a process of installing and removing the substrate on the susceptor by making the lift pins go up and down. That is, the abraded particles generated from the surface of each of the lift pins can be reduced considerably. Thereby, scattering of the abraded particles in the reaction chamber is reduced, and adhesion of foreign material, such as abraded particles or the like, can be reduced considerably. Therefore, generation of crystal defects or particles on a thin film for being grown on the substrate in vapor phase can be reduced considerably.
- a vapor phase growth apparatus 10 of an embodiment of the present invention will be explained in detail with reference to FIGS. 1 to 6.
- the vapor phase growth apparatus 10 comprises a function as a reactor of a single wafer type, and comprises a susceptor 12 in a reaction chamber 11.
- the susceptor 12 comprises a pocket portion 12a on the upper surface thereof, and a silicon wafer (substrate) 20 (hereinafter, a wafer 20) is placed on the bottom surface 12c of the pocket portion 12a.
- the susceptor 12 is supported by a support means P from its back surface.
- the support means P comprises a rotating shaft 14.
- the rotating shaft 14 is arranged so as to be movable in up and down direction shown by an arrow a, and is arranged so as to be rotatable in the direction shown by an arrow b.
- a plurality of spokes 15 are branched radially from the front end portion of the rotating shaft 14.
- a vertical pin 15b is provided on a front end of each spoke 15, and a front end of the vertical pin 15b is inserted into a concave portion 12d formed on the rear surface of the susceptor 12.
- the susceptor 12 comprises lift pins 13, and the diameter of the head portion 13a of each lift pin 13 is expanded.
- Each lift pin 13 is inserted into a through hole 12b provided in the bottom surface 12c of the pocket portion 12a, and its head portion 13a is arranged so as to face the bottom surface 12c of the pocket portion 12a.
- a shaft portion 13b of each lift pin 13 passes through a through hole 15a provided in the spokes 15.
- the above-described lift pins 13 are made by forming an SiC film on a surface of a base material made from SiC by a CVD method, and thereafter, by polishing so that its surface roughness will become not more than 5 ⁇ m. Further, the susceptor 12 is made by forming an SiC film on a surface of a base material made from carbon.
- the portions which slide in contact with the lift pins 13 are polished so that the surface roughness will be not more than 5 ⁇ m.
- the inner surface of each through hole 12b of the susceptor 12 is polished so that the surface roughness will be not more than 5 ⁇ m.
- epitaxial growth of a single crystal thin film such as silicon or the like, can be carried out on the wafer 20 as the following.
- the susceptor 12 goes up while the shaft portion 13b of each lift pin 13 is slid in contact with the inner surface of each through hole 12b. Then, when the susceptor 12 is made to go up until the head portion 13a of each lift pin 13 is buried in the bottom surface 12c of the pocket portion 12a, the wafer 20 is placed on the bottom surface 12c of the pocket portion 12a.
- the support means P is further made to go up, and the wafer 20 is located in a predetermined height, as shown in FIG. 2.
- the wafer 20 is placed in the reaction chamber 11, and the wafer 20 is rotated by rotating the rotating shaft 14. Moreover, the wafer 20 is heated with the infrared lamps 16 from the upper and lower sides. Thus, epitaxial growth of a single crystal thin film is carried out on the wafer 20.
- source gas is supplied with H 2 gas, which becomes carrier gas, from a feed pipe 11a provided in the upper side. Further, H 2 gas, which becomes purge gas, is supplied at a pressure higher than the above-described source gas. Thereby, the source gas is supplied by forming an almost laminar flow on the surface of the wafer 20, without flowing into the downward of the susceptor 12.
- the support means P In order to take out the wafer 20 to which the epitaxial growth is completed, from the susceptor 12, the support means P is made to go down.
- the rear end of each lift pin 13 is in contact with the bottom surface of the reaction chamber 11.
- the head portion 13a of each lift pin 13 which is in contact with the rear surface 21 of the wafer 20 pushes out the wafer 20 upwardly from the pocket portion 12a (the state that the wafer 20 is pushed out is shown in FIG. 1).
- a non-shown handler is inserted in between the susceptor 12 and the wafer 20, and transfer and transportation of the wafer 20 are performed.
- FIG. 1 and FIG. 2 two pins out of the lift pins 13 are shown in a cross section.
- the lift pins 13 are arranged in three places which are mutually separated at equal intervals, and they push out the wafer 20 from three points.
- An SiC film was formed in a predetermined film thickness on the surface of the lift pins 13 by the CVD method. Then, it was polished with a grinder until its surface roughness in the portion which shows the largest value becomes 5 ⁇ m. This polishing was performed to the whole surface of the lift pins 13. In addition, the polished surface of each lift pin 13 was cut off, and the vicinity of its surface was observed with a SEM (Scanning Electron Microscope). It was confirmed that the polishing was performed until the surface roughness becomes not more than 5 ⁇ m by measuring the unevenness of the polished surface.
- polishing with the grinder in consideration of forming an SiC film on the surface of the lift pins 13, an SiC grind stone made from the same material was used (hereinafter, it is called "same material abrasive polishing").
- SiC abrasive polishing an SiC grind stone made from the same material.
- the polished powder was removed sufficiently by cleaning the polished surface, so that the lift pins 13 were obtained.
- the inner surface of each through hole 12b of the susceptor 12 was polished so that the surface roughness will become not more than 5 ⁇ m as the same.
- the obtained lift pins 13 were used in the single wafer type vapor phase growth apparatus 10.
- the number of particles on each wafer 20 taken out from the vapor phase growth apparatus 10 after the epitaxial growth was completed was measured.
- the results are shown in FIG. 3 and FIG. 4.
- the measurement of the particles was performed by a light-scattering type wafer particle inspection apparatus.
- the crystal defects generated in the vicinity of the surface were measured as particles by the light-scattering type wafer particle inspection apparatus.
- FIG. 3 shows the results of measurement of the particles larger than 0.13 ⁇ m
- FIG. 4 shows the results of measurement of the particles larger than 20 ⁇ m.
- the abscissa axis shows the number of measured particles
- the ordinate axis shows the number of wafers 20.
- the N number of the measured wafers 20 was 5574 pieces.
- the wafers which no particle was measured are the most, and the number of wafers tends to decrease gradually with the increase of particles. Then, as shown in FIG. 3, when the particles larger than 0.13 ⁇ m were measured, the wafers in which no particle was measured occupies about 50% of the whole. The average value of the particles measured per one wafer was 1.16 pieces/wafer, and the standard deviation was 2.10. Further, as shown in FIG. 4, when the particles larger than 20 ⁇ m were measured, the wafers in which no particle was measured occupies about 95% of the whole. The average value of the particles was 0.06 pieces/wafer, and the standard deviation was 0.29.
- FIG. 5 and FIG. 6 The results of performing epitaxial growth by a single wafer type vapor phase growth apparatus by using lift pins in earlier technology are shown in FIG. 5 and FIG. 6.
- the lift pins were used in a state just forming an SiC film on the whole surface by the CVD method, and the surface roughness was about 100 ⁇ m in the portion which shows the largest value.
- FIG. 5 is the results with respect to the particles larger than 0.13 ⁇ m
- FIG. 6 is the results with respect to the particles larger than 20 ⁇ m.
- the abscissa axis and the ordinate axis are the same as in FIG. 3 and FIG. 4, and the N number of the measured wafers was 11493 pieces.
- the wafers in which no particle was measured is around 35% of the whole in the comparative example, on the contrary, it is realized that the wafers in which no particle was measured is increased to around 50% of the whole in the example.
- the average value of the particles is 1.75 pieces/wafer in the comparative example, on the contrary, that in the example is reduced to 1.16 pieces/wafer.
- the standard deviation is 2.73 in the comparative example, on the contrary, the standard deviation in the example is reduced to 2.10.
- the wafers in which no particle was measured is around 90% of the whole in the earlier technology, however, it is increased to around 95% in the example. Further, the average value of the particles is reduced from 0.13 pieces/wafer to 0.06 pieces/wafer, and the standard deviation is reduced from 0.45 to 0.29.
- an epitaxial wafer that adhesion of particles or formation of crystal defects is reduced can be obtained in a high yield by reducing the abraded particles generated during the epitaxial growth.
- the whole surface of the lift pins 13 of the present invention may be polished, or the portion of the surface of each lift pin 13, which is slid in contact with the susceptor, may be polished when the wafer 20 is placed on the bottom surface 12c of the pocket portion 12a or when the wafer 20 is pushed out from the bottom surface 12c of the pocket portion 12a.
- the lift pins 13 were polished by same material abrasive polishing with SiC. However, other means may be used.
- the lift pins 13 may be polished with a material harder than SiC, such as diamond or the like.
- the vapor phase growth apparatus of the present invention is particularly suitable for manufacturing a semiconductor substrate by growing a single crystal thin film in vapor phase on a substrate, such as silicon wafer or the like.
Landscapes
- Chemical & Material Sciences (AREA)
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- General Chemical & Material Sciences (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Materials Engineering (AREA)
- Mechanical Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Chemical Vapour Deposition (AREA)
- Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
- Crystals, And After-Treatments Of Crystals (AREA)
Description
- The present invention relates to a vapor phase growth apparatus which performs installation and removal of a substrate on a susceptor by making lift pins go up and down.
- A single wafer type vapor phase growth apparatus has been known as a vapor phase growth apparatus for growing a single crystal thin film or the like on a semiconductor substrate, such as silicon or the like, in vapor phase.
- The single wafer type vapor phase growth apparatus comprises a susceptor in a reaction chamber in which source gas is supplied. A pocket portion for taking the substrate therein is formed on the susceptor.
- Then, lift pins are arranged so as to be slid freely by passing into through holes provided on the pocket portion. Each lift pin is arranged so that its head portion may be faced to the pocket portion. Then, the lift pins are made to go up and down and their heads are in contact with and separated from the rear surface of the substrate. Thereby, the substrate can be taken in the pocket portion, or the substrate can be taken out of the pocket portion. A corresponding apparatus is disclosed in
JP-A-2000/323 556 - That is, the substrate is taken in the pocket portion by sliding the lift pins and burying their head portions in the pocket portion in a state that the substrate is placed on the head portions of the lift pins. Thus, the substrate is taken in the pocket portion, and the source gas is supplied in the reaction chamber, and then, a single crystal thin film is grown on the substrate in vapor phase. The substrate after vapor phase growth is pushed out upwardly by pushing out the head portions of the lift pins from the pocket portion. The pushed-out substrate is carried to the outside of the reaction chamber with a transportation means, such as a handler or the like.
- Incidentally, with the semiconductor substrate manufactured with the above-mentioned vapor phase growth apparatus, it is required to reduce a few crystal defects generated in the vicinity of its surface or particles adhered to the surface of the semiconductor substrate so as not to affect the characteristics of a semiconductor device which recently tends to be minimized and larger scale integration. Therefore, in the future vapor phase growth apparatus, technological development becomes a considerably important subject for manufacturing a semiconductor substrate that no crystal defect is generated or no particle is adhered.
- An object of the present invention is to provide a vapor phase growth apparatus which can reduce adhesion of particles or formation of crystal defects caused during vapor phase growth.
- In order to solve the above problems, the inventor eagerly carried out researches repeatedly. As a result, the inventor paid attention to abraded particles generated by sliding the lift pins, as one of the causes of crystal defects or particles generated during vapor phase growth. As lift pins in earlier technology, the ones that an SiC (Silicon Carbide) film is formed on the surface of a base material by a CVD (Chemical Vapor Deposition; chemical vapor phase growth) method have been used. The lift pins in earlier technology, in which the SiC film is formed by the CVD method, have around 100 µm of surface roughness. Then, the inventor realized that generation of crystal defects or particles caused during the vapor phase growth can be controlled by making the surface roughness of the lift pins not more than 5 µm. Therefore, the present invention was made.
- That is, the vapor phase growth apparatus of the present invention comprises: a reaction chamber; a susceptor for placing a substrate thereon, the susceptor being provided in the reaction chamber; a pocket portion formed in the susceptor, the pocket portion being provided with through holes; and lift pins each of which is inserted into each of the through holes, the lift pins being arranged so as to slide freely. Installation and removal of the substrate on the susceptor are made by lifting down the lift pins and making the lift pins be in contact with and separated from a rear surface of the substrate, and a surface of each of the lift pins that slides in contact with the susceptor is polished.
- In the vapor phase growth apparatus of the present invention, the surface of each of the lift pins that slides in contact with the susceptor is preferably formed so that surface roughness is not more than 5 µm.
- Further, in the vapor phase growth apparatus of the present invention, a surface of the susceptor that slides in contact with each of the lift pins is preferably formed so that surface roughness is not more than 5 µm.
- Further, in the vapor phase growth apparatus of the present invention, a surface of each of the lift pins and a surface of the susceptor is preferably formed with SiC.
- According to the vapor phase growth apparatus of the present invention, since the surface of each of the lift pins that slides in contact with the susceptor is polished, each of the lift pins becomes to slide more smoothly in a process of installing and removing the substrate on the susceptor by making the lift pins go up and down. That is, the abraded particles generated from the surface of each of the lift pins can be reduced considerably. Thereby, scattering of the abraded particles in the reaction chamber is reduced, and adhesion of foreign material, such as abraded particles or the like, can be reduced considerably. Therefore, generation of crystal defects or particles on a thin film for being grown on the substrate in vapor phase can be reduced considerably.
-
- FIG. 1 shows a vapor phase growth apparatus of an embodiment to which the present invention is applied, and is a view showing a state that a wafer is pushed out upwardly from a pocket portion;
- FIG. 2 is a view showing a state that the wafer is taken in the pocket portion, in the vapor phase growth apparatus in FIG. 1;
- FIG. 3 is a graph showing results of measurement of particles larger than 0.13 µm, with respect to an epitaxial wafer obtained by using lift pins of an example;
- FIG. 4 is a graph showing results of measurement of particles larger than 20 µm, with respect to an epitaxial wafer obtained by using the lift pins of the example;
- FIG. 5 is a graph showing results of measurement of particles larger than 0.13 µm, with respect to an epitaxial wafer obtained by using lift pins in earlier technology; and
- FIG. 6 is a graph showing results of measurement of particles larger than 20 µm, with respect to an epitaxial wafer obtained by using the lift pins in the earlier technology.
- Hereinafter, a vapor
phase growth apparatus 10 of an embodiment of the present invention will be explained in detail with reference to FIGS. 1 to 6. - As shown in FIG. 1, the vapor
phase growth apparatus 10 comprises a function as a reactor of a single wafer type, and comprises asusceptor 12 in areaction chamber 11. Thesusceptor 12 comprises apocket portion 12a on the upper surface thereof, and a silicon wafer (substrate) 20 (hereinafter, a wafer 20) is placed on thebottom surface 12c of thepocket portion 12a. Further, thesusceptor 12 is supported by a support means P from its back surface. The support means P comprises a rotatingshaft 14. The rotatingshaft 14 is arranged so as to be movable in up and down direction shown by an arrow a, and is arranged so as to be rotatable in the direction shown by an arrow b. A plurality ofspokes 15 are branched radially from the front end portion of the rotatingshaft 14. Avertical pin 15b is provided on a front end of each spoke 15, and a front end of thevertical pin 15b is inserted into aconcave portion 12d formed on the rear surface of thesusceptor 12. - Further, the
susceptor 12 compriseslift pins 13, and the diameter of thehead portion 13a of eachlift pin 13 is expanded. Eachlift pin 13 is inserted into athrough hole 12b provided in thebottom surface 12c of thepocket portion 12a, and itshead portion 13a is arranged so as to face thebottom surface 12c of thepocket portion 12a. Moreover, ashaft portion 13b of eachlift pin 13 passes through a throughhole 15a provided in thespokes 15. - Incidentally, the above-described
lift pins 13 are made by forming an SiC film on a surface of a base material made from SiC by a CVD method, and thereafter, by polishing so that its surface roughness will become not more than 5 µm. Further, thesusceptor 12 is made by forming an SiC film on a surface of a base material made from carbon. - Further, in the
susceptor 12 of the embodiment, the portions which slide in contact with thelift pins 13 are polished so that the surface roughness will be not more than 5 µm. In particular, the inner surface of each throughhole 12b of thesusceptor 12 is polished so that the surface roughness will be not more than 5 µm. - According to such a vapor
phase growth apparatus 10, epitaxial growth of a single crystal thin film, such as silicon or the like, can be carried out on thewafer 20 as the following. - At first, as shown in FIG. 1, when the support means P is made to go down in a state that the rear end of each
lift pin 13 is in contact with the bottom surface of thereaction chamber 11, thehead portion 13a of eachlift pin 13 is pushed out from thebottom surface 12c of thepocket portion 12a. Thewafer 20 is placed on thehead portions 13a so that itsrear surface 21 will be in contact with thehead portions 13a. - When the support means P is made to go up in this state, the
susceptor 12 goes up while theshaft portion 13b of eachlift pin 13 is slid in contact with the inner surface of each throughhole 12b. Then, when thesusceptor 12 is made to go up until thehead portion 13a of eachlift pin 13 is buried in thebottom surface 12c of thepocket portion 12a, thewafer 20 is placed on thebottom surface 12c of thepocket portion 12a. The support means P is further made to go up, and thewafer 20 is located in a predetermined height, as shown in FIG. 2. - Thus, the
wafer 20 is placed in thereaction chamber 11, and thewafer 20 is rotated by rotating the rotatingshaft 14. Moreover, thewafer 20 is heated with theinfrared lamps 16 from the upper and lower sides. Thus, epitaxial growth of a single crystal thin film is carried out on thewafer 20. In this case, source gas is supplied with H2 gas, which becomes carrier gas, from afeed pipe 11a provided in the upper side. Further, H2 gas, which becomes purge gas, is supplied at a pressure higher than the above-described source gas. Thereby, the source gas is supplied by forming an almost laminar flow on the surface of thewafer 20, without flowing into the downward of thesusceptor 12. - In order to take out the
wafer 20 to which the epitaxial growth is completed, from thesusceptor 12, the support means P is made to go down. When the support means P is made to go down, the rear end of eachlift pin 13 is in contact with the bottom surface of thereaction chamber 11. When the support means P is further made to go down, thehead portion 13a of eachlift pin 13 which is in contact with therear surface 21 of thewafer 20 pushes out thewafer 20 upwardly from thepocket portion 12a (the state that thewafer 20 is pushed out is shown in FIG. 1). In such a state that thewafer 20 is pushed out, a non-shown handler is inserted in between the susceptor 12 and thewafer 20, and transfer and transportation of thewafer 20 are performed. - In addition, in FIG. 1 and FIG. 2, two pins out of the lift pins 13 are shown in a cross section. However, the lift pins 13 are arranged in three places which are mutually separated at equal intervals, and they push out the
wafer 20 from three points. - An SiC film was formed in a predetermined film thickness on the surface of the lift pins 13 by the CVD method. Then, it was polished with a grinder until its surface roughness in the portion which shows the largest value becomes 5 µm. This polishing was performed to the whole surface of the lift pins 13. In addition, the polished surface of each
lift pin 13 was cut off, and the vicinity of its surface was observed with a SEM (Scanning Electron Microscope). It was confirmed that the polishing was performed until the surface roughness becomes not more than 5 µm by measuring the unevenness of the polished surface. Further, in the polishing with the grinder, in consideration of forming an SiC film on the surface of the lift pins 13, an SiC grind stone made from the same material was used (hereinafter, it is called "same material abrasive polishing"). Thus, foreign material can be prevented from being mixed into the polished surface of the SiC film by performing the same material abrasive polishing. The polished powder was removed sufficiently by cleaning the polished surface, so that the lift pins 13 were obtained. Further, the inner surface of each throughhole 12b of thesusceptor 12 was polished so that the surface roughness will become not more than 5 µm as the same. - The obtained lift pins 13 were used in the single wafer type vapor
phase growth apparatus 10. The number of particles on eachwafer 20 taken out from the vaporphase growth apparatus 10 after the epitaxial growth was completed was measured. The results are shown in FIG. 3 and FIG. 4. The measurement of the particles was performed by a light-scattering type wafer particle inspection apparatus. In addition, the crystal defects generated in the vicinity of the surface were measured as particles by the light-scattering type wafer particle inspection apparatus. Further, FIG. 3 shows the results of measurement of the particles larger than 0.13 µm, and FIG. 4 shows the results of measurement of the particles larger than 20 µm. Further, in FIG. 3 and FIG. 4, the abscissa axis shows the number of measured particles, and the ordinate axis shows the number ofwafers 20. Further, the N number of the measuredwafers 20 was 5574 pieces. - In both FIG. 3 and FIG. 4, the wafers which no particle was measured are the most, and the number of wafers tends to decrease gradually with the increase of particles. Then, as shown in FIG. 3, when the particles larger than 0.13 µm were measured, the wafers in which no particle was measured occupies about 50% of the whole. The average value of the particles measured per one wafer was 1.16 pieces/wafer, and the standard deviation was 2.10. Further, as shown in FIG. 4, when the particles larger than 20 µm were measured, the wafers in which no particle was measured occupies about 95% of the whole. The average value of the particles was 0.06 pieces/wafer, and the standard deviation was 0.29.
- The results of performing epitaxial growth by a single wafer type vapor phase growth apparatus by using lift pins in earlier technology are shown in FIG. 5 and FIG. 6. The lift pins were used in a state just forming an SiC film on the whole surface by the CVD method, and the surface roughness was about 100 µm in the portion which shows the largest value. In addition, FIG. 5 is the results with respect to the particles larger than 0.13 µm, and FIG. 6 is the results with respect to the particles larger than 20 µm. Further, the abscissa axis and the ordinate axis are the same as in FIG. 3 and FIG. 4, and the N number of the measured wafers was 11493 pieces.
- In both FIG. 5 and FIG. 6, as the same as in FIG. 3 and FIG. 4, the number of wafers tends to decrease gradually with the increase of particles. However, as shown in FIG. 5, when the particles larger than 0.13 µm were measured, the wafers in which no particle was measured is about 35% of the whole. The average value of the particles was 1.75 pieces/wafer, and the standard deviation was 2.73. Further, as shown in FIG. 6, when the particles larger than 20 µm were measured, the wafers in which no particle was measured is about 90% of the whole. The average value of the particles was 0.13 pieces/wafer, and the standard deviation was 0.45.
- According to the examples and the comparative example in the above, it can be realized that the number of particles measured after the epitaxial growth is reduced by using the lift pins 13 of the example rather than by using the lift pins in the earlier technology.
- That is, comparing FIG. 3 and FIG. 5, the wafers in which no particle was measured is around 35% of the whole in the comparative example, on the contrary, it is realized that the wafers in which no particle was measured is increased to around 50% of the whole in the example. Further, the average value of the particles is 1.75 pieces/wafer in the comparative example, on the contrary, that in the example is reduced to 1.16 pieces/wafer. Moreover, the standard deviation is 2.73 in the comparative example, on the contrary, the standard deviation in the example is reduced to 2.10.
- Similarly, comparing FIG. 4 and FIG. 6, the wafers in which no particle was measured is around 90% of the whole in the earlier technology, however, it is increased to around 95% in the example. Further, the average value of the particles is reduced from 0.13 pieces/wafer to 0.06 pieces/wafer, and the standard deviation is reduced from 0.45 to 0.29.
- Thus, an epitaxial wafer that adhesion of particles or formation of crystal defects is reduced can be obtained in a high yield by reducing the abraded particles generated during the epitaxial growth.
- In addition, the present invention is not limited to the above-described embodiment.
- For example, the whole surface of the lift pins 13 of the present invention may be polished, or the portion of the surface of each
lift pin 13, which is slid in contact with the susceptor, may be polished when thewafer 20 is placed on thebottom surface 12c of thepocket portion 12a or when thewafer 20 is pushed out from thebottom surface 12c of thepocket portion 12a. - Further, in the example, the lift pins 13 were polished by same material abrasive polishing with SiC. However, other means may be used. For example, the lift pins 13 may be polished with a material harder than SiC, such as diamond or the like.
- It is needless to say that the others can be modified appropriately in a range within the scope of the present invention.
- According to the present invention, since the surface of each lift pin that slides in contact with the susceptor is polished, the abraded particles generated when the lift pins are slid can be reduced considerably. Thereby, no foreign material, such as abraded particles or the like, adheres to the substrate even though the lift pins are slid, and adhesion of particles or generation of crystal defects on the thin film which is grown on the substrate in vapor phase can be reduced considerably. Therefore, the vapor phase growth apparatus of the present invention is particularly suitable for manufacturing a semiconductor substrate by growing a single crystal thin film in vapor phase on a substrate, such as silicon wafer or the like.
Claims (4)
- A vapor phase growth apparatus comprising:a reaction chamber;a susceptor for placing a substrate thereon, the susceptor being provided in the reaction chamber;a pocket portion formed in the susceptor, the pocket portion being provided with through holes; andlift pins each of which is inserted into each of the through holes, the lift pins being arranged so as to slide freely;wherein installation and removal of the substrate on the susceptor are made by making the lift pins go up and down and making the lift pins be in contact with and separated from a rear surface of the substrate, and a surface of each of the lift pins that slides in contact with the susceptor is polished.
- The vapor phase growth apparatus as claimed in claim 1, wherein the surface of each of the lift pins that slides in contact with the susceptor is formed so that surface roughness is not more than 5 µm.
- The vapor phase growth apparatus as claimed in claim 1 or 2, wherein a surface of the susceptor that slides in contact with each of the lift pins is formed so that surface roughness is not more than 5 µm.
- The vapor phase growth apparatus as claimed in any one of claims 1 to 3, wherein a surface of each of the lift pins and a surface of the susceptor are formed by SiC.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2001100848 | 2001-03-30 | ||
JP2001100848A JP3931578B2 (en) | 2001-03-30 | 2001-03-30 | Vapor growth equipment |
PCT/JP2002/002405 WO2002082516A1 (en) | 2001-03-30 | 2002-03-14 | Gaseous phase growing device |
Publications (3)
Publication Number | Publication Date |
---|---|
EP1376665A1 EP1376665A1 (en) | 2004-01-02 |
EP1376665A4 EP1376665A4 (en) | 2006-11-22 |
EP1376665B1 true EP1376665B1 (en) | 2007-11-14 |
Family
ID=18954247
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP02705172A Expired - Lifetime EP1376665B1 (en) | 2001-03-30 | 2002-03-14 | Gaseous phase growing device |
Country Status (7)
Country | Link |
---|---|
US (1) | US20030075109A1 (en) |
EP (1) | EP1376665B1 (en) |
JP (1) | JP3931578B2 (en) |
KR (1) | KR100781912B1 (en) |
DE (1) | DE60223514T2 (en) |
TW (1) | TW521326B (en) |
WO (1) | WO2002082516A1 (en) |
Families Citing this family (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6776873B1 (en) * | 2002-02-14 | 2004-08-17 | Jennifer Y Sun | Yttrium oxide based surface coating for semiconductor IC processing vacuum chambers |
US20050160992A1 (en) * | 2004-01-28 | 2005-07-28 | Applied Materials, Inc. | Substrate gripping apparatus |
US20050176252A1 (en) * | 2004-02-10 | 2005-08-11 | Goodman Matthew G. | Two-stage load for processing both sides of a wafer |
US7906234B2 (en) * | 2005-08-18 | 2011-03-15 | Panasonic Corporation | All-solid-state lithium secondary cell and method of manufacturing the same |
US20070089836A1 (en) * | 2005-10-24 | 2007-04-26 | Applied Materials, Inc. | Semiconductor process chamber |
JP5065660B2 (en) | 2005-12-02 | 2012-11-07 | ローム・アンド・ハース・エレクトロニック・マテリアルズ,エル.エル.シー. | Semiconductor processing |
US10622194B2 (en) | 2007-04-27 | 2020-04-14 | Applied Materials, Inc. | Bulk sintered solid solution ceramic which exhibits fracture toughness and halogen plasma resistance |
US10242888B2 (en) | 2007-04-27 | 2019-03-26 | Applied Materials, Inc. | Semiconductor processing apparatus with a ceramic-comprising surface which exhibits fracture toughness and halogen plasma resistance |
JP5092975B2 (en) | 2008-07-31 | 2012-12-05 | 株式会社Sumco | Epitaxial wafer manufacturing method |
JP5275935B2 (en) * | 2009-07-15 | 2013-08-28 | 株式会社ニューフレアテクノロジー | Semiconductor manufacturing apparatus and semiconductor manufacturing method |
US9905443B2 (en) * | 2011-03-11 | 2018-02-27 | Applied Materials, Inc. | Reflective deposition rings and substrate processing chambers incorporating same |
WO2013005481A1 (en) * | 2011-07-05 | 2013-01-10 | エピクルー株式会社 | Susceptor apparatus and film-forming apparatus provided with same |
JP6520050B2 (en) * | 2014-10-31 | 2019-05-29 | 株式会社Sumco | Lift pin, epitaxial growth apparatus using the lift pin and method of manufacturing epitaxial wafer |
KR101670807B1 (en) * | 2014-12-31 | 2016-11-01 | 한국기계연구원 | High temperature local heating type susceptor and heating apparatus having the same |
KR101548903B1 (en) * | 2015-03-19 | 2015-09-04 | (주)코미코 | Lift pin and method for manufacturing the same |
JP6435992B2 (en) * | 2015-05-29 | 2018-12-12 | 株式会社Sumco | Epitaxial growth apparatus, epitaxial wafer manufacturing method, and lift pin for epitaxial growth apparatus |
TWI729101B (en) * | 2016-04-02 | 2021-06-01 | 美商應用材料股份有限公司 | Apparatus and methods for wafer rotation in carousel susceptor |
CN110506321B (en) * | 2017-02-02 | 2023-05-02 | 胜高股份有限公司 | Lifting pin, epitaxial growth device using same and method for manufacturing silicon epitaxial wafer |
CN114078680B (en) * | 2020-08-20 | 2023-09-29 | 中微半导体设备(上海)股份有限公司 | Plasma processing apparatus |
JP7203158B2 (en) * | 2020-09-11 | 2023-01-12 | 芝浦メカトロニクス株式会社 | Substrate processing equipment |
CN114695234A (en) * | 2020-12-31 | 2022-07-01 | 拓荆科技股份有限公司 | Protection mechanism and method for protecting wafer and pin |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01167034U (en) * | 1988-05-13 | 1989-11-22 | ||
US5421893A (en) * | 1993-02-26 | 1995-06-06 | Applied Materials, Inc. | Susceptor drive and wafer displacement mechanism |
JPH0722489A (en) * | 1993-06-29 | 1995-01-24 | Toshiba Corp | Wafer fork |
US6035101A (en) * | 1997-02-12 | 2000-03-07 | Applied Materials, Inc. | High temperature multi-layered alloy heater assembly and related methods |
US6063202A (en) * | 1997-09-26 | 2000-05-16 | Novellus Systems, Inc. | Apparatus for backside and edge exclusion of polymer film during chemical vapor deposition |
JPH11104950A (en) * | 1997-10-03 | 1999-04-20 | Shin Etsu Chem Co Ltd | Electrode plate and manufacture thereof |
US5931666A (en) * | 1998-02-27 | 1999-08-03 | Saint-Gobain Industrial Ceramics, Inc. | Slip free vertical rack design having rounded horizontal arms |
US6596086B1 (en) * | 1998-04-28 | 2003-07-22 | Shin-Etsu Handotai Co., Ltd. | Apparatus for thin film growth |
JP3092801B2 (en) * | 1998-04-28 | 2000-09-25 | 信越半導体株式会社 | Thin film growth equipment |
US6146504A (en) * | 1998-05-21 | 2000-11-14 | Applied Materials, Inc. | Substrate support and lift apparatus and method |
JP4402763B2 (en) * | 1999-05-13 | 2010-01-20 | Sumco Techxiv株式会社 | Epitaxial wafer manufacturing equipment |
-
2001
- 2001-03-30 JP JP2001100848A patent/JP3931578B2/en not_active Expired - Fee Related
-
2002
- 2002-03-14 WO PCT/JP2002/002405 patent/WO2002082516A1/en active IP Right Grant
- 2002-03-14 DE DE60223514T patent/DE60223514T2/en not_active Expired - Lifetime
- 2002-03-14 EP EP02705172A patent/EP1376665B1/en not_active Expired - Lifetime
- 2002-03-14 US US10/276,092 patent/US20030075109A1/en not_active Abandoned
- 2002-03-14 KR KR1020027016086A patent/KR100781912B1/en active IP Right Grant
- 2002-03-18 TW TW091105056A patent/TW521326B/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
JP3931578B2 (en) | 2007-06-20 |
EP1376665A1 (en) | 2004-01-02 |
KR20030007719A (en) | 2003-01-23 |
DE60223514T2 (en) | 2008-09-18 |
US20030075109A1 (en) | 2003-04-24 |
EP1376665A4 (en) | 2006-11-22 |
KR100781912B1 (en) | 2007-12-04 |
TW521326B (en) | 2003-02-21 |
JP2002299260A (en) | 2002-10-11 |
DE60223514D1 (en) | 2007-12-27 |
WO2002082516A1 (en) | 2002-10-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1376665B1 (en) | Gaseous phase growing device | |
EP1287187B1 (en) | Chemical vapor deposition process | |
US7442038B2 (en) | Heat treatment jig for semiconductor silicon substrate | |
US7214271B2 (en) | Silicon single crystal wafer process apparatus, silicon single crystal wafer, and manufacturing method of silicon epitaxial wafer | |
US8324063B2 (en) | Epitaxial film growing method, wafer supporting structure and susceptor | |
KR102046811B1 (en) | Epitaxial growth device, method of manufacturing epitaxial wafer, and lift pin for epitaxial growth device | |
US9418833B2 (en) | Synthetic diamond coated compound semiconductor substrates | |
CN102174692B (en) | For the manufacture of the method for epitaxially coated semiconductor wafer | |
JPH0758041A (en) | Susceptor | |
EP0953659A2 (en) | Apparatus for thin film growth | |
WO2009084154A1 (en) | Susceptor for epitaxial growth | |
CN101878323A (en) | A device for layered deposition of various materials on a semiconductor substrate, as well as a lift pin for use in such a device | |
EP1475823A1 (en) | Heat treatment device and heat treatment method | |
JP4599816B2 (en) | Manufacturing method of silicon epitaxial wafer | |
WO2009116233A1 (en) | Silicon epitaxial wafer and method for manufacturing the same | |
US20100237470A1 (en) | Epitaxial wafer | |
JP2005183908A (en) | Semiconductor manufacturing apparatus and method of forming thin-film on semiconductor substrate utilizing the same | |
JP3440769B2 (en) | Wafer adapter | |
JP2002334911A (en) | Monitoring wafer for measuring film thickness | |
JP4350438B2 (en) | Semiconductor heat treatment materials | |
US11913111B2 (en) | Polycrystalline synthetic diamond material | |
JP6846303B2 (en) | Grinding equipment and grinding method | |
CN116288692A (en) | Apparatus and method for epitaxial wafer epitaxy and susceptor for carrying silicon wafer during epitaxial process | |
JPH05144689A (en) | Wafer and its manufacture | |
JP2010040555A (en) | Apparatus for manufacturing compound semiconductor epitaxial wafer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20021122 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR |
|
AX | Request for extension of the european patent |
Extension state: AL LT LV MK RO SI |
|
A4 | Supplementary search report drawn up and despatched |
Effective date: 20061020 |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
RBV | Designated contracting states (corrected) |
Designated state(s): DE |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE |
|
REF | Corresponds to: |
Ref document number: 60223514 Country of ref document: DE Date of ref document: 20071227 Kind code of ref document: P |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed |
Effective date: 20080815 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20210302 Year of fee payment: 20 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R071 Ref document number: 60223514 Country of ref document: DE |