EP1299876A1 - Method and device for controlling a matrix electron source, with regulation by the emitted charge - Google Patents
Method and device for controlling a matrix electron source, with regulation by the emitted chargeInfo
- Publication number
- EP1299876A1 EP1299876A1 EP01954091A EP01954091A EP1299876A1 EP 1299876 A1 EP1299876 A1 EP 1299876A1 EP 01954091 A EP01954091 A EP 01954091A EP 01954091 A EP01954091 A EP 01954091A EP 1299876 A1 EP1299876 A1 EP 1299876A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- column
- emission
- columns
- potential
- line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/027—Details of drivers for data electrodes, the drivers handling digital grey scale data, e.g. use of D/A converters
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/0275—Details of drivers for data electrodes, other than drivers for liquid crystal, plasma or OLED displays, not related to handling digital grey scale data or to communication of data to the pixels by means of a current
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0209—Crosstalk reduction, i.e. to reduce direct or indirect influences of signals directed to a certain pixel of the displayed image on other pixels of said image, inclusive of influences affecting pixels in different frames or fields or sub-images which constitute a same image, e.g. left and right images of a stereoscopic display
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/2007—Display of intermediate tones
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/2007—Display of intermediate tones
- G09G3/2014—Display of intermediate tones by modulation of the duration of a single pulse during which the logic level remains constant
Definitions
- the present invention relates to a method and a device for controlling an electron source with a matrix structure.
- Hot cathodes, photoemissive cathodes and microdots with field effect microdots are known for example (see document [1] which, like the other documents cited below, is mentioned at the end of this description), nanofissures with field effect (see document [2]) flat electron sources of the graphite or carbon diamond type (see document [3]) and devices called LEDs.
- Such electron sources find applications mainly in the field of visualization with flat screens but also in other fields, for example physical instrumentation, lasers and X-ray emission sources (see the document [4]).
- Examples of the invention which will be given in the following are limited to the field of visualization, which is the largest (it includes flat screens).
- FIG. 1 schematically illustrates the operating principle of a display screen which uses a field emission electron source 2.
- the screen of FIG. 1 also includes an anode 4 comprising an anode conductor 6.
- the cathode which constitutes the electron source 2 is generally voltage-controlled. Under the influence of this voltage, it emits a flow of electrons 8.
- a microtip screen which is schematically and partially shown in perspective in FIG. 2.
- This screen comprises a cathode comprising a substrate 10, provided with cathode conductors 12 on which microtips 14 are formed, and grids 16 formed above the cathode conductors and provided with holes 18 opposite the microtips.
- the screen also includes an anode comprising a substrate 20 and an anode conductor 22 which is located opposite the grids 16. Let us return to FIG. 1. We see the voltage source 24 making it possible to apply the high voltage V a to the anode conductor 6.
- polarization means 26 intended to apply the voltage V g to the gate of the electron source 2 and the voltage V c to the cathode of this source.
- V gc the control voltage which is equal to V g -V c .
- Cathode characteristics are shown in Figure 3 (curves I and II).
- V tll the threshold voltage.
- the curve I corresponds to a cathode current lo while the curve II corresponds to a current Io- ⁇ l. '
- the electrons emitted by the electron source are accelerated and collected by the anode subjected to the high voltage V a . If a layer of phosphor material (in English "phosphor") 28 is deposited on the anode conductor 6 then the kinetic energy of the electrons is converted into light.
- FIG. 1 It is possible to obtain a display screen by organizing the basic structure of FIG. 1 in the form of a matrix structure. The latter must allow the addressing of each pixel of the screen and therefore the control of the luminance of the pixel considered (see document [5]).
- a screen with a matrix structure using an electron source with a matrix structure 30 is schematically represented in FIG. 4.
- Each pixel of the electron source 30 is defined by the intersection of a line electrode and a storage electrode. column from this source.
- L x , L 2 ... Lj . ... L n the line electrodes of this source and the column electrodes of the source are denoted C x ,
- the screen in Figure 4 includes a line scan generator 34. This generator is provided with a source 36 of voltage V ⁇ ns and a source 38 of voltage V ⁇ s . We denote by V xi the control voltage of the line Lj . . The screen also includes means 40 for generating the column control voltages. V Cj denotes the control voltage of column C j .
- a control circuit is assigned to each line and to each column of the screen and addressing is carried out one line at a time for a time t ⁇ ig .
- the rows are therefore brought sequentially to a potential V ls called row selection potential while the columns are brought to a potential corresponding to the information to be displayed.
- V ls a potential corresponding to the information to be displayed.
- the non-selected lines are brought to a potential V ⁇ ns such that the voltages present on the columns do not affect the display on these lines.
- it is possible to act on the value of the control voltages Vij . - Cj or over their duration co this duration must remain less than or equal to t lig .
- control methods are possible. We know for example the control method using electrical charges, more simply called “charge control method” (see document [6]). There is also known a control method using a current, more simply called “current control method” (see document [7]).
- a current command may seem to solve this problem because we are then required to inject a current and therefore a determined quantity of electrons. Such a principle is effectively valid under static conditions.
- a column electrode is similar to a capacitor with respect to the lines that this column crosses and the current necessary for the rapid charging of this capacitor proves to be greater, by several orders of magnitude, than the emission current.
- the capacity of a column relative to the lines C co ⁇ is approximately 400 pF. If we want to "turn on”, that is to say excite a pixel, we pass the current of this pixel from an almost zero value to a value of about 10 ⁇ A and, to do this, we increases the line-column voltage by approximately 40 V. If the switching must be done in 1 ⁇ s (time which is to be compared to a line time of 60 ⁇ s), the capacitive current amounts to:
- FIG. 5 schematically illustrates a display screen comprising an electron source with a matrix structure using a charge command.
- the known screen of FIG. 5 differs from that of FIG. 4 only by the means for applying the control voltages to the columns of the source of the screen.
- the means 42 for applying a control voltage to a column for example column C j , comprise a logic block 44, which receives as input a line sync signal El, and a comparator 46, which receives as input a value setpoint A1 and which is connected to logic block 44 as seen in FIG. 5.
- the voltage application means 42 also include a three-state output stage 48 which is also connected to logic block 44 and receives voltages respectively denoted V c _ on and V c _ of f by unrepresented voltage sources.
- the three-state output stage and the comparator are connected to the corresponding column of the electron source (Cj in the example considered)
- the column conductor considered is preloaded to ensure the emission of the sources (V c _ on ). Then the circuit is opened to let the column capacitor discharge on its internal impedance, until the floating potential V C j reaches the set value Al corresponding to the quantity of electrons desired. The column is then brought back to the extinction potential (V c -. Off ).
- V c -. Off the extinction potential
- I f If (ls) + 1f (lns) (V ⁇ s -V cj (t)) / R lc + (n-1). (V lns -V cj (t)) / R lc
- I f Leakage current of a column with respect to all rows
- I f ( i s ) Leakage current of a column with respect to the selected row
- I f (i ns ) Leakage current of a column compared to the lines not selected
- V ⁇ s Potential applied to the selected line
- V ⁇ ns Potential applied to the lines not selected
- v Cj (t) Floating potential of column j during transmission time
- n Number of lines.
- V lns OV and, knowing that V c j (t) is much less than V ⁇ s , we then have:
- the object of the present invention is to remedy the various preceding drawbacks. It relates to a method for controlling a source of electrons with a matrix structure, this source comprising at least one line and at least one addressing column, the intersection of which defines one or more emissive zones called pixels and where the electrons are supplied by the column, this process being a sequential process characterized in that:
- the emission of electrons is triggered by application of potentials on the selected line and the column (s) with a vapor capable of allowing this emission, then the potential of the column (s) is maintained at this value throughout the duration of the emission while, simultaneously, the measurement of the quantity of charges emitted by the pixel or pixels respectively of said column or columns is ensured in the column or columns, and
- the value capable of allowing transmission is equal to the potential of the unaddressed line or lines.
- the invention also relates to a device for controlling a source of electrons with a matrix structure, this source comprising at least one line and at least one column of a-dressage, each intersection of which defines an area called a pixel and where the electrons are supplied by the column, this device being characterized in that it comprises:
- the quantity of charge already emitted is converted into a voltage level.
- the device which is the subject of the invention may further comprise means for compensating for residual leakage currents. This device can also include means for compensating intercolumn capacitive couplings.
- FIG. 1 schematically illustrates the operating principle of a display screen using a field emission device and has already been described
- FIG. 2 schematically illustrates the structure of a microtip screen and has already been described
- FIG. 4 schematically illustrates a display screen using a device for transmitting field with a matrix structure and has already been described
- Figure 5 is a schematic view of a known device for controlling an electron source with a matrix structure and has already been described
- »Figure 6 is a schematic view d '' a particular embodiment of the device object of
- Figure 7 illustrates schematically an example of a column control device in a device according to the invention
- Figure 8 is a timing diagram of various voltages used in the device of Figure 7, has the FIG. 9 schematically illustrates a variant of FIG. 7,
- FIG. 10 schematically illustrates an example of a device for controlling a column with compensation for the leakage current, in a device according to the invention
- FIG. 11 schematically illustrates an exemplary embodiment of a device for controlling a column with filtering by diodes of the parasitic loads due to the inter-column capacities, in accordance with the invention
- FIG. 12 diagrammatically illustrates an exemplary embodiment of a device for controlling a column with filtering by parasitic loads due to the inter-column capacities, in accordance with the invention
- FIG. 13 schematically illustrates an exemplary embodiment of a device for controlling a column with analog compensation for parasitic loads due to the inter-column capacities, in accordance with the invention.
- the present invention provides a control circuit which operates under these conditions.
- FIG. 6 the reference 50 represents the means for controlling a column of the screen (Cj).
- These control means 50 comprise, as can be seen, a control logic 52, a comparator 54, a current integrator with control of V co ⁇ and an output stage 58.
- V cj - on (t) and V c _ or ⁇ are both equal to the same constant value.
- V c _ on equal to V ⁇ ns .
- the invention therefore relates to a sequential control process for an electron source which allows':
- This control device 60 comprises an output stage 62 of the push-pull type, a current integrator assembly 64 and a comparator 66.
- the output stage 62 makes it possible to switch, on the column electrode (C j ), either the supply voltage V c _ 0 f f corresponding to the pixel extinction level or the input- of the integrator circuit 64 which imposes by its virtual mass the level V c _ 0n (putting it at the potential of the lines not selected).
- the output stage 62 comprises in known manner means 68 of logic level translation and two MOSFET transistors 70 and 72, the transistor 70 being of type P and the transistor 72 of type N, these means 68 and these transistors being arranged as seen in Figure 7.
- the integrator assembly 64 comprises an amplifier 74 which is looped over a capacitor 76 of capacity Ci nt which is itself mounted in parallel with a controlled switch SW1, the output A2 of this amplifier being connected to the input (-) of the comparator 66.
- the controlled switch enables the potential A2 to be brought to zero at the start of each line.
- the comparator input (+) is connected to a reference voltage Al corresponding to the quantity of charges to be emitted.
- this voltage setpoint can be provided by various means which depend on the desired application of the invention.
- a digital analog converter CDA is used which receives as input a digital datum DN of setpoint voltage and whose output provides the setpoint potential Al.
- the output S2 of the comparator assembly constitutes the control of the push-pull output stage thus allowing the device to be looped.
- FIG. 8 represents the time diagram of the different voltages within the device, during a line addressing cycle.
- the cycle starts at time t 0 , by the signal start signal SI (see figure 8 part B) triggering the rise of S2 (see figure 8 part C) which, by output stage, changes column V c j to V c - on (virtual mass).
- V Li goes from its potential V ⁇ n ⁇ (defined as the mass of the assembly) to the selection potential V ⁇ s , the set Ul and C int then loads into A2 (see Figure 8 part D ) , according to the law :
- the device described makes it possible to deliver to the pixel considered a charge controlled by the setpoint supplied A1, " and this without variation of the voltage applied to the column, during the transmission time.
- V L ⁇ increases before t on , the emission current is established before the start of integration (and the corresponding charges are therefore not measured). If V L i rises during or after the start of integration (t on ), the charges corresponding to the capacitive pixel current are measured and result in an initial voltage offset on A2. A slight difference in phase, between the rise of V Li and the falling edge of Si, can therefore be adjusted to adopt the best compromise according to the application.
- this level can be managed directly by the control unit while keeping the signal SI in the corresponding column low.
- FIG. 9 Another embodiment of a column control device according to the invention is shown diagrammatically in FIG. 9. It is a variant of FIG. 7.
- the previous system converts the quantity of charge already emitted into a voltage level, which makes it possible to switch the piloting of the column control stage at time 0 f when the quantity of charge ( Q re f) the setpoint is reached.
- the CCT converter comprises the amplifier 74 already used in the example of FIG. 7 but associated, in the case of FIG. 9, at a resistor R mounted between the input (-) and the output of the amplifier 74.
- the CCN circuit receives digital or analog data from appropriate DNA means.
- a compensation current of sign opposite to I fU i te i it suffices to connect a current source to the measurement input of the integrator (see figures 6 and 7).
- This may for example consist of a transistor mounted as a current generator or of a resistance R Comp controlled by an adjustable voltage generator GT, as seen in FIG. 10.
- Figure 11 presents an example of diode filtering parasitic loads due to the inter-column capacities. This solution is an asynchronous solution, which is based on fast switching diodes, responding much faster than the integrator. In other words, we play on the fact that the variations of the capacitive currents are rapid compared to those of the emission current, practically zero variations in steady state during the line time. In the same state of mind, we could try to implement analog or logic filters, filters used to discriminate the emission currents from the parasitic capacitive currents.
- two filter diodes DF1 and DF2 are used to filter the parasitic loads due to the inter-column capacities.
- FIG. 12 provides another exemplary embodiment of a device for controlling a column with filtering, this time by transistors, parasitic loads due to the inter-column capacities.
- This solution is of the synchronous type.
- the comparator output is this time revalidated by logic to supply S2 at specific times.
- the switching times of the columns from V c _ on to V c _ of ⁇ are now fixed. It is therefore possible, synchronously, to prevent the capacitive currents associated with this consumption from being integrated into the measurement of loads.
- FIG. 13 shows an exemplary embodiment of a device for controlling a column with analog compensation for parasitic loads due to the inter-column capacities of the neighboring columns.
- the adder has the reference ADD.
- the switching signals of columns j-1 and j + 1 have the references S2 j _ ⁇ and S2j + ⁇ respectively.
- the control method proposed in this invention consists in summary of a command at constant column voltage, of the Pulse Width Modulation (PWM) type, width controlled by the load emitted.
- PWM Pulse Width Modulation
- Such a column control circuit provides various advantages: - a limitation of the leakage currents of the columns, to those of the single row addressed, which, for the same screen, makes it possible to obtain a better image quality in terms of uniformity,
- this command mode maintains a constant column voltage during transmission, which makes it possible to stay at the maximum of the emission of the pixel considered, and therefore for a given line time , maximum shine,
- the proposed control circuit is "independent" of the technological and dimensional characteristics of the screen - the control circuit fully decouples, with regard to the voltages, the functions for measuring the charge emitted (integrator plus comparator), from those of the output stage.
- the functions for measuring the charge emitted integrated plus comparator
- Load control circuits for operating electron sources are known from documents WO 96 05589 and US 6020804. These circuits make it possible to apply voltages to the rows and columns of a matrix source in order to allow the 'emission of electrons and measure the quantity of charge emitted to compare it with a set value.
- the measurement of the load is generally made on a resistor and causes a voltage variation of the order of IV taking into account the other quantities involved.
- This measurement voltage comes disturb the supply circuit: in the prior art, the variation of 1 volt with respect to the applied kV causes a negligible error. In the invention, the error would become very large (one volt relative to a few tens of volts) and absolutely unacceptable.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Cold Cathode And The Manufacture (AREA)
- Analysing Materials By The Use Of Radiation (AREA)
Abstract
Description
Claims
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR0009194A FR2811799B1 (en) | 2000-07-13 | 2000-07-13 | METHOD AND DEVICE FOR CONTROL OF A SOURCE OF ELECTRONS WITH A MATRIX STRUCTURE, WITH REGULATION BY THE EMITTED CHARGE |
FR0009194 | 2000-07-13 | ||
PCT/FR2001/002276 WO2002007139A1 (en) | 2000-07-13 | 2001-07-12 | Method and device for controlling a matrix electron source, with regulation by the emitted charge |
Publications (2)
Publication Number | Publication Date |
---|---|
EP1299876A1 true EP1299876A1 (en) | 2003-04-09 |
EP1299876B1 EP1299876B1 (en) | 2009-01-14 |
Family
ID=8852466
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP01954091A Expired - Lifetime EP1299876B1 (en) | 2000-07-13 | 2001-07-12 | Method and device for controlling a matrix electron source, with regulation by the emitted charge |
Country Status (7)
Country | Link |
---|---|
US (1) | US7280088B2 (en) |
EP (1) | EP1299876B1 (en) |
JP (1) | JP4874500B2 (en) |
AT (1) | ATE421134T1 (en) |
DE (1) | DE60137425D1 (en) |
FR (1) | FR2811799B1 (en) |
WO (1) | WO2002007139A1 (en) |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002328645A (en) * | 2001-05-01 | 2002-11-15 | Canon Inc | Image display device and its drive method and circuit |
GB0525593D0 (en) | 2005-12-16 | 2006-01-25 | Cxr Ltd | X-ray tomography inspection systems |
US10483077B2 (en) | 2003-04-25 | 2019-11-19 | Rapiscan Systems, Inc. | X-ray sources having reduced electron scattering |
US8243876B2 (en) | 2003-04-25 | 2012-08-14 | Rapiscan Systems, Inc. | X-ray scanners |
JP4504655B2 (en) * | 2003-10-15 | 2010-07-14 | 日本放送協会 | Electron emission device, drive device and display |
DE102004003258A1 (en) * | 2004-01-21 | 2005-08-18 | GEKKO Gesellschaft für Printrealisierung und Farbstandardisierung mbH | Printed matter and process for its production |
FR2881270B1 (en) * | 2005-01-27 | 2007-04-20 | Commissariat Energie Atomique | MICROELECTRONIC DEVICE TRANSMITTING ELECTRONS WITH MULTIPLE BEAMS |
US9046465B2 (en) | 2011-02-24 | 2015-06-02 | Rapiscan Systems, Inc. | Optimization of the source firing pattern for X-ray scanning systems |
GB0901338D0 (en) * | 2009-01-28 | 2009-03-11 | Cxr Ltd | X-Ray tube electron sources |
WO2017053958A1 (en) * | 2015-09-25 | 2017-03-30 | Tactual Labs Co. | Tool to measure the latency of touchscreen devices |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2632436B1 (en) * | 1988-06-01 | 1991-02-15 | Commissariat Energie Atomique | METHOD FOR ADDRESSING A MICROPOINT FLUORESCENT MATRIX SCREEN |
US5359256A (en) * | 1992-07-30 | 1994-10-25 | The United States Of America As Represented By The Secretary Of The Navy | Regulatable field emitter device and method of production thereof |
JP3251466B2 (en) * | 1994-06-13 | 2002-01-28 | キヤノン株式会社 | Electron beam generator having a plurality of cold cathode elements, driving method thereof, and image forming apparatus using the same |
US6204834B1 (en) * | 1994-08-17 | 2001-03-20 | Si Diamond Technology, Inc. | System and method for achieving uniform screen brightness within a matrix display |
FR2730843B1 (en) * | 1995-02-17 | 1997-05-09 | Pixtech Sa | ADDRESSING DEVICE OF A MICROPOINT FLAT DISPLAY ELECTRODE |
JP3311246B2 (en) * | 1995-08-23 | 2002-08-05 | キヤノン株式会社 | Electron generating device, image display device, their driving circuit, and driving method |
US5867136A (en) * | 1995-10-02 | 1999-02-02 | Micron Display Technology, Inc. | Column charge coupling method and device |
US5952789A (en) * | 1997-04-14 | 1999-09-14 | Sarnoff Corporation | Active matrix organic light emitting diode (amoled) display pixel structure and data load/illuminate circuit therefor |
JP2001209352A (en) * | 2000-01-24 | 2001-08-03 | Nec Corp | Electrostatic electron emission type display device and its driving method |
-
2000
- 2000-07-13 FR FR0009194A patent/FR2811799B1/en not_active Expired - Fee Related
-
2001
- 2001-07-12 WO PCT/FR2001/002276 patent/WO2002007139A1/en active Application Filing
- 2001-07-12 DE DE60137425T patent/DE60137425D1/en not_active Expired - Lifetime
- 2001-07-12 JP JP2002512961A patent/JP4874500B2/en not_active Expired - Fee Related
- 2001-07-12 AT AT01954091T patent/ATE421134T1/en not_active IP Right Cessation
- 2001-07-12 EP EP01954091A patent/EP1299876B1/en not_active Expired - Lifetime
- 2001-07-12 US US10/332,883 patent/US7280088B2/en not_active Expired - Fee Related
Non-Patent Citations (1)
Title |
---|
See references of WO0207139A1 * |
Also Published As
Publication number | Publication date |
---|---|
FR2811799B1 (en) | 2003-06-13 |
JP4874500B2 (en) | 2012-02-15 |
US7280088B2 (en) | 2007-10-09 |
FR2811799A1 (en) | 2002-01-18 |
US20040021623A1 (en) | 2004-02-05 |
JP2004504639A (en) | 2004-02-12 |
DE60137425D1 (en) | 2009-03-05 |
EP1299876B1 (en) | 2009-01-14 |
ATE421134T1 (en) | 2009-01-15 |
WO2002007139A1 (en) | 2002-01-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0345148B1 (en) | Addressing process for a microtip fluorescent display | |
EP0635819B1 (en) | Driving method and apparatus for a microtip display | |
EP1299876B1 (en) | Method and device for controlling a matrix electron source, with regulation by the emitted charge | |
EP1719102A1 (en) | Device for improving pixel addressing | |
EP1313088A1 (en) | Voltage driving method and apparatus for a source of electrons having matrix structure, with regulation of the emitted charge | |
EP1964094B1 (en) | Method for controlling a display panel by capacitive coupling | |
EP1964095B1 (en) | Display panel and control method using transient capacitive coupling | |
EP0965224B1 (en) | Method for controlling a photosensitive device with low image retention, and photosensitive device implementing same | |
EP1700290B1 (en) | Image display screen and method of addressing said screen | |
EP1771838B1 (en) | Image display device and display device control method | |
EP1697920B1 (en) | Device for displaying images on an oled active matrix | |
CA2539506C (en) | Control method for a photosensitive device | |
EP2372917A1 (en) | Device for parallel analogue-to-digital conversion and imaging detector comprising such a device | |
EP2084698B1 (en) | Method of driving a matrix display device having an electron source with reduced capacitive consumption | |
EP2567245B1 (en) | Device for measuring the local electrical resistance of a surface | |
EP1473755B1 (en) | Device and method for controlling a dose of electrons emitted from a microemitter | |
FR2899991A1 (en) | METHOD FOR CONTROLLING A MATRIX VIEWING DEVICE WITH ELECTRON SOURCE | |
FR3058526A1 (en) | DEVICE FOR CHARACTERIZING A POWER DIODE | |
FR2744275A1 (en) | METHOD FOR CONTROLLING A VIEWING PANEL AND VIEWING DEVICE USING THE SAME | |
EP1147538A1 (en) | Method for controlling a structure comprising a source of field emitting electrons | |
FR2701184A1 (en) | First gate blocking circuit. | |
EP1847979A2 (en) | Method of controlling a screen, in particular a plasma screen, and corresponding device. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20021231 |
|
AK | Designated contracting states |
Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR Kind code of ref document: A1 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR |
|
AX | Request for extension of the european patent |
Extension state: AL LT LV MK RO SI |
|
17Q | First examination report despatched |
Effective date: 20040226 |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: COMMISSARIAT A L'ENERGIE ATOMIQUE |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D Free format text: NOT ENGLISH |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D Free format text: LANGUAGE OF EP DOCUMENT: FRENCH |
|
REF | Corresponds to: |
Ref document number: 60137425 Country of ref document: DE Date of ref document: 20090305 Kind code of ref document: P |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20090114 |
|
NLV1 | Nl: lapsed or annulled due to failure to fulfill the requirements of art. 29p and 29m of the patents act | ||
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: ES Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20090425 Ref country code: FI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20090114 |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FD4D |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: AT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20090114 Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20090615 Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20090414 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20090114 Ref country code: IE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20090114 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed |
Effective date: 20091015 |
|
BERE | Be: lapsed |
Owner name: COMMISSARIAT A L'ENERGIE ATOMIQUE Effective date: 20090731 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MC Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20090731 |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20090731 Ref country code: LI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20090731 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: BE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20090731 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20090415 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20090712 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: TR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20090114 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CY Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20090114 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20130709 Year of fee payment: 13 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20130731 Year of fee payment: 13 Ref country code: GB Payment date: 20130719 Year of fee payment: 13 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: IT Payment date: 20130711 Year of fee payment: 13 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R119 Ref document number: 60137425 Country of ref document: DE |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20140712 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST Effective date: 20150331 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20140712 Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20150203 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R119 Ref document number: 60137425 Country of ref document: DE Effective date: 20150203 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20140731 Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20140712 |