EP1274067A3 - Driver Circuit - Google Patents

Driver Circuit Download PDF

Info

Publication number
EP1274067A3
EP1274067A3 EP02014806A EP02014806A EP1274067A3 EP 1274067 A3 EP1274067 A3 EP 1274067A3 EP 02014806 A EP02014806 A EP 02014806A EP 02014806 A EP02014806 A EP 02014806A EP 1274067 A3 EP1274067 A3 EP 1274067A3
Authority
EP
European Patent Office
Prior art keywords
switch
voltage
transistor
turned
power supply
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP02014806A
Other languages
German (de)
French (fr)
Other versions
EP1274067B1 (en
EP1274067A2 (en
Inventor
Hiroshi Tsuchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tianma Japan Ltd
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Publication of EP1274067A2 publication Critical patent/EP1274067A2/en
Publication of EP1274067A3 publication Critical patent/EP1274067A3/en
Application granted granted Critical
Publication of EP1274067B1 publication Critical patent/EP1274067B1/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2007—Display of intermediate tones
    • G09G3/2011—Display of intermediate tones by amplitude modulation
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3685—Details of drivers for data electrodes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/16—Modifications for eliminating interference voltages or currents
    • H03K17/161—Modifications for eliminating interference voltages or currents in field-effect transistor switches
    • H03K17/162—Modifications for eliminating interference voltages or currents in field-effect transistor switches without feedback from the output circuit to the control circuit
    • H03K17/163—Soft switching
    • H03K17/164—Soft switching using parallel switching arrangements
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018557—Coupling arrangements; Impedance matching circuits
    • H03K19/018571—Coupling arrangements; Impedance matching circuits of complementary type, e.g. CMOS
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0243—Details of the generation of driving signals
    • G09G2310/0248—Precharge or discharge of column electrodes before or after applying exact column voltages
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/027—Details of drivers for data electrodes, the drivers handling digital grey scale data, e.g. use of D/A converters
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0291—Details of output amplifiers or buffers arranged for use in a driving circuit
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02—Details of power systems and of start or stop of display operation
    • G09G2330/021—Power management, e.g. power saving
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K2217/00—Indexing scheme related to electronic switching or gating, i.e. not by contact-making or -breaking covered by H03K17/00
    • H03K2217/0036—Means reducing energy consumption

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Chemical & Material Sciences (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Logic Circuits (AREA)
  • Liquid Crystal (AREA)
  • Electronic Switches (AREA)

Abstract

Disclosed is a driver circuit for producing a voltage output in highly precise fashion with little consumption of power. The driver circuit includes a first follower transistor (111) and a first switch (131) connected between an output terminal (T1) and a high-potential power supply(VDD); a first current source (113) and a second switch (132) connected serially between the output terminal (T2) and a low-potential power supply(VSS); a second follower transistor (121) and a third switch (141) connected between the output terminal (T2) and the low-potential power supply (VSS); a second current source (123) and a fourth switch (142) connected between the output terminal (T2) and the high-potential power supply(VDD); and first and second gate bias control means (11 and 12) for supplying the first and second transistor(111 and 121) with bias voltages based upon an input signal voltage. At one timing in a low-potential data output interval, the first switch(131) is turned on, thereby causing the first transistor (111) to perform a follower operation to drive output voltage to the vicinity of a certain voltage defined in conformity with the input signal voltage. The second switch (132) is turned on at a timing subsequent to the one timing, thereby controlling the drain current of the first transistor (111) and driving the output voltage to the certain voltage highly precisely in conformity with the input signal voltage. At one timing in a high-potential data output interval, the third switch (141) is turned on and then the fourth switch (142) is turned on subsequently.
EP02014806.0A 2001-07-06 2002-07-02 Driver Circuit Expired - Fee Related EP1274067B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2001206986 2001-07-06
JP2001206986A JP3666423B2 (en) 2001-07-06 2001-07-06 Driving circuit

Publications (3)

Publication Number Publication Date
EP1274067A2 EP1274067A2 (en) 2003-01-08
EP1274067A3 true EP1274067A3 (en) 2009-02-25
EP1274067B1 EP1274067B1 (en) 2014-02-26

Family

ID=19043038

Family Applications (1)

Application Number Title Priority Date Filing Date
EP02014806.0A Expired - Fee Related EP1274067B1 (en) 2001-07-06 2002-07-02 Driver Circuit

Country Status (4)

Country Link
US (1) US6661259B2 (en)
EP (1) EP1274067B1 (en)
JP (1) JP3666423B2 (en)
CN (1) CN1240041C (en)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20010054060A1 (en) * 2000-06-16 2001-12-20 Fillebrown Lisa A. Personal wireless network
JP2003177709A (en) * 2001-12-13 2003-06-27 Seiko Epson Corp Pixel circuit for light emitting element
JP3776890B2 (en) 2003-02-12 2006-05-17 日本電気株式会社 Display device drive circuit
JP4009214B2 (en) * 2003-03-14 2007-11-14 松下電器産業株式会社 Current drive
CN1297070C (en) * 2003-05-29 2007-01-24 凹凸电子（武汉）有限公司 Two-directional loading driving circuit without zero crossover current wave
CN100343891C (en) * 2003-08-13 2007-10-17 奇景光电股份有限公司 Low power source electrode drive for liquid crystal display device
JP4353759B2 (en) 2003-09-22 2009-10-28 Ｎｅｃエレクトロニクス株式会社 Driving circuit
CN1890706A (en) * 2003-12-08 2007-01-03 皇家飞利浦电子股份有限公司 Display device driving circuit
US7088151B1 (en) * 2004-04-21 2006-08-08 Intersil Americas Inc. High voltage gate driver using a low voltage multi-level current pulse translator
JP2007116416A (en) * 2005-10-20 2007-05-10 Matsushita Electric Ind Co Ltd Signal transmission circuit
WO2007054856A2 (en) * 2005-11-08 2007-05-18 Koninklijke Philips Electronics N.V. Circuit arrangement and method of driving a circuit arrangement
TW200725536A (en) * 2005-12-23 2007-07-01 Innolux Display Corp Liquid crystal display device and method for compensating feed through voltage
US7705635B1 (en) * 2006-08-09 2010-04-27 Marvell International Ltd. Circuit for converting a voltage range of a logic signal
US20080084342A1 (en) * 2006-10-06 2008-04-10 National Yunlin University Of Science And Technology Method for enhancing the driving capability of a digital to analog converter
US7626367B2 (en) * 2006-11-21 2009-12-01 Mediatek Inc. Voltage reference circuit with fast enable and disable capabilities
JP4825838B2 (en) * 2008-03-31 2011-11-30 ルネサスエレクトロニクス株式会社 Output amplifier circuit and display device data driver using the same
US8803551B2 (en) * 2012-07-30 2014-08-12 Infineon Technologies Austria Ag Low supply voltage logic circuit
CN103716035A (en) * 2012-09-28 2014-04-09 华润矽威科技（上海）有限公司 Signal selection circuit and secondary comparator including same
US9172363B2 (en) * 2013-10-25 2015-10-27 Infineon Technologies Austria Ag Driving an MOS transistor with constant precharging
CN109643975B (en) * 2017-07-26 2023-06-16 深圳市汇顶科技股份有限公司 Dynamic amplifying circuit
KR102060749B1 (en) * 2018-11-15 2019-12-30 주식회사 사피엔반도체 Led driving apparatus for improving common impedance effect
CN113691108B (en) * 2021-08-12 2023-11-17 广东省大湾区集成电路与系统应用研究院 Low-side NMOS (N-channel metal oxide semiconductor) driving circuit
CN114023234B (en) * 2021-11-10 2023-07-04 Tcl华星光电技术有限公司 Display device and electronic apparatus
CN114826231B (en) * 2022-06-24 2022-09-09 深圳市时代速信科技有限公司 Field-effect transistor drive circuit and electronic device

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4697154A (en) * 1985-03-18 1987-09-29 Fujitsu Limited Semiconductor integrated circuit having improved load drive characteristics
EP0697766A1 (en) * 1994-08-17 1996-02-21 Kabushiki Kaisha Toshiba Buffer circuit with wide dynamic range
US6127997A (en) * 1997-07-28 2000-10-03 Nec Corporation Driver for liquid crystal display apparatus with no operational amplifier
EP1056070A2 (en) * 1999-05-26 2000-11-29 Nec Corporation Drive circuit and drive circuit system for capacitive load

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5418478A (en) * 1993-07-30 1995-05-23 Apple Computer, Inc. CMOS differential twisted-pair driver
GB2308027B (en) * 1995-12-06 2000-05-10 Plessey Semiconductors Ltd Integrated circuit output buffer
US5731711A (en) * 1996-06-26 1998-03-24 Lucent Technologies Inc. Integrated circuit chip with adaptive input-output port
JP3147098B2 (en) 1997-07-28 2001-03-19 日本電気株式会社 Drive circuit for liquid crystal display
US6037811A (en) * 1997-10-10 2000-03-14 International Microcircuits, Inc. Current-controlled output buffer
US6320433B1 (en) * 1999-09-21 2001-11-20 Texas Instruments Incorporated Output driver

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4697154A (en) * 1985-03-18 1987-09-29 Fujitsu Limited Semiconductor integrated circuit having improved load drive characteristics
EP0697766A1 (en) * 1994-08-17 1996-02-21 Kabushiki Kaisha Toshiba Buffer circuit with wide dynamic range
US6127997A (en) * 1997-07-28 2000-10-03 Nec Corporation Driver for liquid crystal display apparatus with no operational amplifier
EP1056070A2 (en) * 1999-05-26 2000-11-29 Nec Corporation Drive circuit and drive circuit system for capacitive load
JP2000338461A (en) * 1999-05-26 2000-12-08 Nec Corp Driving circuit, driving circuit system, biasing circuit, and driving circuit device

Also Published As

Publication number Publication date
US6661259B2 (en) 2003-12-09
JP2003022055A (en) 2003-01-24
CN1396579A (en) 2003-02-12
JP3666423B2 (en) 2005-06-29
CN1240041C (en) 2006-02-01
US20030011408A1 (en) 2003-01-16
EP1274067B1 (en) 2014-02-26
EP1274067A2 (en) 2003-01-08

Similar Documents

Publication Publication Date Title
EP1274067A3 (en) Driver Circuit
US7046050B1 (en) High side NFET gate driving circuit
DE60129969D1 (en) DOWN CONTROL WITH DOUBLE DRIVE
US7397471B2 (en) Liquid crystal display device, power supply circuit, and method for controlling liquid crystal display device
US20020044008A1 (en) Constant current driver circuit
AU2003280105A1 (en) Driver for switching circuit and drive method
CA2145358A1 (en) Circuit for controlling the voltages between well and sources of mos logic transistors, and system for slaving the power supply
JPH07168538A (en) Drive circuit
EP1246362A3 (en) Output circuit of semiconductor circuit with power consumption reduced
CN109036269B (en) Pixel circuit, pixel driving method and organic electroluminescent display device
KR960704393A (en) HIGH SWING INTERFACE STAGE
JPH11197602A (en) Piezo drive circuit
US20210217365A1 (en) Pixel unit circuit, driving method thereof, pixel circuit and display device
US7405596B2 (en) Driver circuit
US20070109020A1 (en) High-side transistor driver having positive feedback for improving speed and power saving
JPH0564424A (en) Voltage drop circuit for semiconductor device
KR20190030286A (en) power management integrated circuit, OLED display device using the PMIC and operation method thereof
AU2002360492A1 (en) Switch mode power supply and driving method for efficient rf amplification
KR100432573B1 (en) Semiconductor device having output driving circuit capable of controlling impedance, in which pull-up circuit including nmos transistor and pmos transistor is comprised
JP2776044B2 (en) Multi-level output drive
JP3573055B2 (en) Display drive device, display device, and portable electronic device
JP4362973B2 (en) Voltage level conversion circuit
WO2004066259A1 (en) Latch, latch drive method, and flat display device
JP2000020006A (en) Drive circuit for display device
TW200505147A (en) Motor drive circuit, integrated circuit and drive method for motor circuit

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LI LU MC NL PT SE SK TR

AX Request for extension of the european patent

Free format text: AL;LT;LV;MK;RO;SI

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LI LU MC NL PT SE SK TR

AX Request for extension of the european patent

Extension state: AL LT LV MK RO SI

17P Request for examination filed

Effective date: 20090406

17Q First examination report despatched

Effective date: 20090716

AKX Designation fees paid

Designated state(s): DE GB

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: NEC LCD TECHNOLOGIES, LTD.

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: NLT TECHNOLOGIES, LTD.

REG Reference to a national code

Ref country code: DE

Ref legal event code: R079

Ref document number: 60246007

Country of ref document: DE

Free format text: PREVIOUS MAIN CLASS: G09G0003360000

Ipc: G09G0003200000

RIC1 Information provided on ipc code assigned before grant

Ipc: H03K 17/16 20060101ALI20130627BHEP

Ipc: H03K 19/0185 20060101ALI20130627BHEP

Ipc: G09G 3/36 20060101ALI20130627BHEP

Ipc: G09G 3/20 20060101AFI20130627BHEP

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

INTG Intention to grant announced

Effective date: 20130816

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

INTG Intention to grant announced

Effective date: 20140109

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE GB

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 60246007

Country of ref document: DE

Effective date: 20140403

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 60246007

Country of ref document: DE

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20141127

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 60246007

Country of ref document: DE

Effective date: 20141127

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20150624

Year of fee payment: 14

Ref country code: GB

Payment date: 20150701

Year of fee payment: 14

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 60246007

Country of ref document: DE

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20160702

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20170201

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20160702