EP1089293B1 - Memory test method and nonvolatile memory with low error masking probability - Google Patents
Memory test method and nonvolatile memory with low error masking probability Download PDFInfo
- Publication number
- EP1089293B1 EP1089293B1 EP99830617A EP99830617A EP1089293B1 EP 1089293 B1 EP1089293 B1 EP 1089293B1 EP 99830617 A EP99830617 A EP 99830617A EP 99830617 A EP99830617 A EP 99830617A EP 1089293 B1 EP1089293 B1 EP 1089293B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- memory
- generating
- signature code
- value
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000015654 memory Effects 0.000 title claims abstract description 61
- 238000010998 test method Methods 0.000 title claims description 11
- 230000000873 masking effect Effects 0.000 title description 7
- 238000012360 testing method Methods 0.000 claims abstract description 75
- 230000006870 function Effects 0.000 claims abstract description 22
- 239000011159 matrix material Substances 0.000 description 29
- 239000000872 buffer Substances 0.000 description 7
- 238000007906 compression Methods 0.000 description 7
- 230000006835 compression Effects 0.000 description 7
- 238000010586 diagram Methods 0.000 description 6
- 230000001360 synchronised effect Effects 0.000 description 6
- 238000004519 manufacturing process Methods 0.000 description 4
- 238000013100 final test Methods 0.000 description 3
- 238000000034 method Methods 0.000 description 3
- 230000004044 response Effects 0.000 description 3
- 240000007320 Pinus strobus Species 0.000 description 2
- 238000012512 characterization method Methods 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 230000002950 deficient Effects 0.000 description 2
- 238000013459 approach Methods 0.000 description 1
- 230000002457 bidirectional effect Effects 0.000 description 1
- 239000007795 chemical reaction product Substances 0.000 description 1
- 230000002596 correlated effect Effects 0.000 description 1
- 230000000875 corresponding effect Effects 0.000 description 1
- 230000001351 cycling effect Effects 0.000 description 1
- 238000013144 data compression Methods 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 230000001960 triggered effect Effects 0.000 description 1
- 238000012795 verification Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/38—Response verification devices
- G11C29/40—Response verification devices using compression techniques
Definitions
- the present invention relates to a memory test method and to a nonvolatile memory with low error masking probability.
- the invention relates to flash memories.
- memory test methods are intended to cover and screen various types of possible defects present in memories, so as to ensure reliability of the end product.
- Memory tests are carried out at different manufacturing stages of the memory using special equipments, exploiting special internally implemented test modes.
- Memory tests are typically performed, e.g., at Wafer Sort Level, Final Test Level and Final Device Characterization Level.
- the Wafer Sort Level test is carried out by connecting one or more memories belonging to a same wafer to a test machine which generates the addresses and timing clocks fed to each tested memory in the wafer; then a test pattern is written in each tested memory; data are read from each memory and furnished to the test machine to be compared with expected readings, to detect any fault.
- the wafer sort level testers are limited in the array scanning speed; in particular, most of the memory testers provide the facility of multiple strobes in a same cycle time (synchronous mode testing, e.g., burst mode testing), which allows to perform data check reading of more than one address location in a same cycle time. Indeed, presently burst mode testing works on the principle of outputting the data read from the matrix in a pipeline way.
- the matrix array is divided into two independent halves called even and odd matrices, each having a respective set of 16 sense amplifiers for reading. During the device testing, reading is commanded by the tester, which furnishes the beginning address for starting the burst, and a clock RD for synchronization.
- the memory generates consecutive addresses synchronized with read requests fed to the device through the clock RD.
- the addresses are decoded separately for the two matrix parts and reading is controlled by even/odd priority signals generated by a timing control logic in the memory.
- the addresses are linearly incremented in synchronization with the external clock RD and sequence reading is continued until the tester initiates a new burst sequence by latching a new address into the memory through a pin ALE provided for the purpose.
- Wafer Sort Flow To test the correct device functionality and screen any possible sensing marginalities, a large number of tests are performed at various stages of Wafer Sort Flow, each needing to scan the whole matrix at least once. Therefore the test time during production is huge. Furthermore the minimum obtainable cycle time at Wafer Sort Level is limited, in the best case, to 100 ns, which is much larger than the access time specification of present flash memories. Thus, testing cannot be made at the memory operative speed. On the other hand, some defects may be detected only at high speed cycling, because otherwise the possible noise conditions do not intervene or get unnoticed.
- the read data are often compressed internally to the device and the compression result, defining a code and also called "signature", is fed to the test machine and compared to an expected result.
- the tester does not need to receive all read data, but only a final code (the signature) that is uniquely evaluated as a function of the read data and the sequence in which it occurs; thereby the signatures obtained after a partial or a complete matrix scan flag the possible errors occurred during scanning.
- the memory array is internally read in a random manner using LFSRs (Linear Feedback Shift Registers) for generating random addresses; at each scan, the read data are summed in a binary way to the previous result; so, if a ROM to be checked consists of 2 N data words and each data word contains B bits, the checksum is formed by the modulo-2 k arithmetic sum of the 2 N data words in the ROM, where k is arbitrary. This means that all words in ROM are added together and k least significant terms of the sum form the signature or checksum.
- the result (signature) is fed at preset intervals or at the end of matrix scan to the tester to be compared for finding any failures.
- Another popular solution particularly used for SRAM/DRAMs uses the LFSRs to generate random addresses and data pattern.
- the internal verification consists of two steps for every randomly addressed location. In the first step, the random data is written at the random address generated. The second step confirms the data back by reading. In some other approaches the data read are compressed in a response analyzer.
- Patent Abstracts of Japan 68 268 199 discloses a method for testing RAMs of the above type, according to the preamble of claims 1 and 7, wherein the data is already present in the memory and only needs to be read to detect any failures.
- the testing is performed generating different reading patterns through a bidirectional LSFR and performing forward and backward scans.
- testing is performed by calculating a signature which is a fixed polynomial function of the previous signature and of input bits, including a address bits and b read data bits.
- FIG. 1 A block diagram of a known memory device showing the essential elements as regards testing is shown in Figure 1 .
- the memory device 1 comprises an address counter 2 receiving from the tester an initial address A0 and a synchronization signal RD and generating a sequence of reading addresses A; a matrix 3 receiving from the address counter 2 each time an address A of the cell to be read; an XOR/ADDER block 4, receiving from the matrix 3 the read data D and generating the signature Q; a master/slave unit 5, storing the signature Q and having an output 6 for connection to the tester.
- a feedback control block 7 generates the feedback polynomial value FBP used by the XOR/ADDER block 4 to generate the signature Q according to the expression (1); to this end, the feedback control block 7 receives the signature Q.
- the signature Q is also fed to the XOR/ADDER block 4.
- XOR/ADDER block 4, master/slave unit 5 and feedback control block 7 form a signature generator 8.
- the clock RD fed from the tester, is also used for synchronizing the XOR/ADDER block 4 and the master/slave unit 5.
- the aim of the present invention is therefore to provide a test method with improved robustness against error masking.
- test method and a nonvolatile memory device as defined in Claim 1 and, respectively, 7.
- a memory device 10 has the architecture shown in Figure 2 .
- the memory device 10 has a built-in oscillator 11 generating a clock CK fed to an address counter 12 connected to a matrix 13 .
- the read data D is furnished to a XOR/ADDER block 14 also receiving a feedback polynomial value FBP and a signature Q; the signature Q is fed to a master/slave unit 15, analogously to Figure 1 .
- the address counter 12 is also connected to the feedback control block 17 and feeds thereto the address D (or a preset combination/part thereof) for dynamically changing the feedback polynomial during matrix scan, as discussed in detail hereinbelow.
- XOR/ADDER block 14, master/slave unit 15 and feedback control block 17 form a signature generator 35.
- the address counter 12 When so enabled by a tester not shown, the address counter 12 generates a consecutive sequence of cell addresses to allow a consecutive scanning of a substantial part of the matrix, wherein "substantial” here indicates a number of cells greater than 4, for example an entire sector, if the matrix is divided in sectors, or a matrix half, if the matrix is divided in two parts.
- testing comprises uninterrupted scanning of the entire matrix, so as to reduce the overall testing time.
- the total matrix scan time is reduced by a factor of 5-10, depending upon the memory speed.
- the matrix can be tested at high frequency at Wafer Sort Level, starting from any address, in working-like conditions. Thus, testing is more thorough than presently and defective memories may be detected at an earlier stage.
- the compression algorithm continuously changes its characteristics reducing the risk of possible error masking.
- the architecture of the memory device 10 according to the invention and its connection to a tester are shown in the diagram of Figure 3 .
- the memory device 10 has an interface 20 connected to input pins 21a-21d including a pin 21a for an address latch enable signal ALE, pins 21b for the addresses ADDRS, a pin 21c for an external clock RD and a pin 21d for a chip enable signal CEN, and pins 21e for input/output data I/O.
- Signals ALE, ADDRS are fed to the address counter 12; signal CEN (for chip deselection) is fed to all input/output buffers (in a not shown manner) and a burst timing control block 22 generating, as described hereinbelow with reference to Figure 4 , timing signals for the memory device 10; and the external clock RD is fed to a clock multiplexer 28.
- the multiplexer 28 is formed by two clock pass gates 28a and 28b receiving a test mode signal TM and an inverted test mode signal TMN generated by a test mode control unit 30 so as to be alternately conductive.
- the signal input of the clock pass gate 28a receives the external clock RD; the signal input of the clock pass gate 28b receives the internal clock CK generated by the oscillator 11; the signal outputs of the clock pass gates 28a and 28b are connected to a common clock node 31 connected to the burst timing control block 22; thus the burst timing control block 22 receives a timing clock CK' selectively fed by the external clock pin 21c or the oscillator 11, according to the value of the test mode signals TM, TMN.
- oscillator 11 is a multifrequency one, and is controlled by the test mode control unit 30 through a frequency control signal F_C as discussed hereinbelow.
- Matrix 13 is shown split in three parts: a decoding stage 23, connected to the address counter 12 to receive the addresses of the cell to be read; a cell array 24, formed by nonvolatile cells 26 to be read (only one shown); and a sensing stage 25, connected to the array 24 and outputting the read data. Structure and connection of these three parts are well known in the art and thus not shown in detail.
- the sensing stage 25 is connected at its output both to signature generator 35 and to a data multiplexer 36.
- Data multiplexer 36 is formed by two data pass gates 36a and 36b receiving a signature output signal TMB (and the inverted one TMBN) generated by the test mode control unit 30 so as to be alternately conductive.
- Data pass gate 36a is connected between the sensing stage 25 and a common output data node 37;
- data pass gate 36b is connected between the signature generator 35 and the common output data node 37.
- Common data output node 37 is connected to a buffer stage 38 in turn connected to the interface 20 to supply the input/output data I/O.
- the test mode control unit 30 selects one out of pass gates 36a or 36b for presenting either the sensed data outputted by the sensing stage 25 or the signature outputted by signature generator 35.
- the common output data node 37 which is connected to output buffers 38 and thus to the I/O pins 21e for interfacing with tester 40 can present either a signature generated by signature generator 35 or successive data sensed in sensing stage 25 of memory device 10.
- the sensed data can be used along with the multistrobe feature of tester 40 to perform fast speed testing.
- the signature can be used for testing the memory device 10 with testers that do not have the multistrobe facility.
- the memory device 10 is connected to a tester 40 of known type, comprising pins 41a, 41b, 41c, 41d and 41e connected to the pins 21a-21e of the memory device 10 for exchanging corresponding signals/addresses/data ALE, ADDRS, RD, CEN and I/O; a final stage control block 42 connected to the pins 41a-41e through an interface 50; a pattern generator 43; a buffer memory 44; a pattern multiplexer 45 for alternately connecting the pattern generator 43 and the buffer memory 44 to a formatter 46; and a comparator 47 having inputs connected to the final stage control block 42, to the output of the pattern multiplexer 45 and to a program memory block 48 and an output connected to an error cache memory 49.
- a tester 40 of known type, comprising pins 41a, 41b, 41c, 41d and 41e connected to the pins 21a-21e of the memory device 10 for exchanging corresponding signals/addresses/data ALE, ADDRS, RD, CEN
- the program memory block 48 stores both the test pattern information and the expected signature(s).
- a tester software module interacting with tester hardware may algorithmically generate the test pattern and the expected signature(s). Therefore, at the beginning, program memory block 48 sends the addresses related to the test pattern to the ADDRS pins 41b, to allow writing of the cell array 24 in a per se known manner.
- the tester 40 generates a random starting address, fed to the address counter 12 through the ADDRS pins 41b, 21b and latches the starting address for Burst mode reading using the ALE pins 41a, 21a.
- the test mode control unit 30 then replaces the external clock RD needed for synchronous reading by the internal clock CK, generating suitable values for the test mode signal TM, and controls the data multiplexer 36 to feed the buffers 38 with signature Q, instead of the read data D, generating suitable values for the signature output signal TMB.
- the test mode control unit 30 may also select the reading frequency, sending suitable signals to the oscillator 11.
- the address counter 12 increments the addresses automatically, synchronized by the internal clock CK through burst timing control block 22 until the whole cell array 24 is scanned; then, the address counter 12 generates a last carry signal (not shown in Figure 3 ) sent to the test mode control unit 30, which ends testing, by switching test mode signals TM, TMN.
- the read data is supplied by the sensing stage 25 to the signature generator 35, which calculates, according to (2), the signature Q(t), formed by a 16 bit code.
- the end signature Q(t) is supplied through the buffers 38 and the I/O pins 21e, 41a, to the comparator 47, which also receives the expected signature from program memory block 48 and may generate a pass/fail signal P/F fed to the error cache memory 49, connected to the required tester standard output hardware (not shown) for displaying errors.
- the multiple strobe facility provided by the tester emulates a High Speed Testing.
- Figure 4 shows a more detailed scheme of the memory device 10, wherein the array 24 is divided in an even array 24a and an odd array 24b, addressed by respective even and odd decoding units 23a, 23b and read through respective even and odd sensing units 25a, 25b.
- FIG. 4 points out the connections between the test mode control block 30, the burst timing control block 22 and the various parts of the memory device 10, to set the required test parameters and conditions.
- the test mode control block 30 thus supplies a frequency control signal F_C to the oscillator 11, for setting the operating frequency thereof; the test mode signals TM, TMN to clock multiplexer 28 and burst timing control block 22 to set them in the test mode configuration; signature output signals TMB, TMBN to the data multiplexer 37 to also set them in the test mode configuration; and a signature control signal S_C (used to change the compression algorithm) to the signature generator 35.
- F_C frequency control signal
- test mode control block 30 receives a feedback polynomial control signal FBP_C (specifically, the present address, from which the signature control signal S_C is calculated) and a last carry signal LC (indicating that the whole matrix has been scanned) from the address counter 12.
- FBP_C feedback polynomial control signal
- LC last carry signal
- the burst timing control block 22 has the purpose of managing the matrix reading and generating the necessary control signals. Therefore, the burst timing control block 22, when activated by the test mode signals TM, TMN, generates increment control signals E_INC and O_INC fed to the address counter 12 for alternately incrementing the addresses of the even and odd array halves 24a, 24b; a sensing control signal E/O fed to a sensing multiplex 57 for connecting the just read array half 24a or 24b to the signature generator 35 and to data multiplexer 37; an enable signal Enb for the data multiplexer 37; and local clock signals C_C derived from the increment control signals O_INC, E_INC for the signature generator 35. As explained with reference to Figure 3 , the burst timing control block 22 is synchronized by timing clock CK', equal to internal clock CK in test mode.
- the address counter 12 receives the starting address and the address latch enable signal from the ADDRS pin 21b and the ALE pin 21a and, controlled by the increment control signals O_INC, E_INC, generates even addresses E_A or odd addresses O_A for respective even and odd decoding units 23a, 23b.
- the address counter 12 further generates the feedback polynomial control signal FBP_C and the last carry signal LC for the test mode control block 30.
- test mode control block 30 Furthermore, matrix reading is carried out twice or a number of times, and, at each scanning, the test mode control block 30 generates different signature control signals S_C using each time a different function f(FBP_C), so as to obtain different signatures, thus considerably reducing the risk of error masking.
- S_C may be a preset bit of the present address FBP_C and, in subsequent readings, different address bits may be used.
- R R / 1 + D + D 2 + D 10 + D 16
- D i the i-th bit of the read data D, depending upon the value of the signature control signal S_C, which may be a preset bit of the address of the present data D, as above explained.
- FIG. 5 shows in detail the structure of XOR/ADDER block 14, feedback control block 17 and master/slave unit 15.
- XOR/ADDER block 14 comprises an input bus 60, receiving the sixteen-bit data D (indicated as D ⁇ 15:0>) from the sensing multiplexer 57 ( Figure 4 ) and connected to a plurality of pass gates 61 (only one shown).
- the pass gates 61 (one for each bit of the read data D) receive each a respective bit and are controlled by the test mode signals TM, TMN to supply the read data to a connection bus 62 only during testing.
- connection bus 62 is connected to a first input of a plurality of EXOR gates 63.0, 63.1, ... (only two shown). Furthermore, one EXOR gate 63.0 (which receives bit D ⁇ 0>) has a second input receiving the feedback polynomial value FBP.
- the other EXOR gates 63.1, ... receive, at the second input, the previous signature bits Q ⁇ 14:0> through a signature bus 66.
- the EXOR gates 63.0, 63.1, ... receive each a respective data bit and one bit from the previous signature Q, except for the first EXOR gate 63.0 that receives FBP at the second input.
- the outputs of EXOR gates 63 supply a 16-bit new signature data Din ⁇ 15:0> to be latched which is fed to a plurality of flip/flops 64 (one shown) belonging to the master/slave unit 15.
- the flip/flops 64 (one for each bit of the new signature data Din) receive each a respective bit of the new signature data Din, as well as the local clock signals C_C and a reset signal R (equal for all flip/flops 64) that is used only during the start of testing for resetting the contents of the master/slave latches forming the flip/flops 64.
- the flip/flops 64 are formed by two cascade-connected latches 80, 81 controlled by the local clock signals C_C (in Figure 7 , non overlapping clock signals C_C1, C_C1N, C_C2, C_C2N needed for operating the latches 80, 81 in a master/slave fashion).
- Flip/flops 64 supply the previous signature Q stored in latch 81 to the EXOR gates 63.1, ..., and receive the new signature data Din in latch 80 in an nonoverlapping time domain synchronized with an increment clock INC fed to signature timing block 65 and given by the sum of the increment control signals E_INC and O_INC.
- the local clock signals C_C are generated by a signature timing block 65 comprised in the burst timing control block 22 ( Figure 4 ). Local clock signals C_C are generated from the reset signal R and the increment clock INC.
- the feedback control block 17 comprises a combinatory circuit using some bits of the signature Q and the signature control signal S_C to generate the feedback polynomial value FBP.
- the feedback control block 17 comprises a first EXOR gate 67 having two inputs receiving two bits of the signature Q (e.g., the first and second bits Q ⁇ 0>, Q ⁇ 1>) and an output connected to an input of a second EXOR gate 68, a second input whereof receives a further bit of the signature Q (e.g., the last bit Q ⁇ 15>).
- a NAND gate 69 has two inputs receiving a further bit of the signature Q (e.g., the tenth bit Q ⁇ 9>) and the signature control signal S_C (as said, e.g.
- the output of the inverter 70 is connected to an input of a third EXOR gate 71, a second input whereof is connected to the output of the second EXOR gate 68.
- the output of the third EXOR gate 71 thus generate the feedback polynomial value FBP.
- the XOR/ADDER block 14 does not directly receive all the bits of the signature Q, but one less Q ⁇ 15> that is instead fed indirectly from the feedback control block 17 in form of FBP. Also, the feedback control block 17 does not directly receive the read data D, differently from the general scheme of Figure 2 .
- the feedback polynomial value FBP depends each time on some bits of the previous signature Q and the value of the signature control signal S_C (which also influences the function implemented by the feedback control block 17).
- the signature generator 35 acts as a filter combining each read data D supplied by input bus 60 with the previous signature Q and has an inverse filter response that changes dynamically with memory scanning.
- the obtained signature Q is a unique fingerprint for the pattern programmed inside the matrix 13.
- changing the signature control signal S_C in a predetermined way reduces the chances of having two different pattern with a same signature.
- matrix reading and data compression is repeated a number of times, each time changing the signature control signal S_C so as to modify the function implemented by the signature generator 35 and to further increase the testing method robustness against error masking.
- the memory device 10 may be tested in operative conditions, since the matrix 13 is read at the same speed as during proper operation by virtue of the internal oscillator 11. Thus any criticality causing errors only at high speed may be detected. Furthermore, faults and criticalities of the memory device 10 may be detected at Wafer Sort Level testing, thus allowing device discrimination and in case rejection before packaging, eliminating useless costs. The production costs for batches are thus lower.
- the function used by the signature generator 35 may vary in subsequent matrix scanning and/or during a same matrix scanning.
- the variability of the functions is obtained using any parameter variable in a predefined way, e.g. depending on the matrix scan such as the address, as above described.
Landscapes
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Tests Of Electronic Circuits (AREA)
Abstract
Description
- The present invention relates to a memory test method and to a nonvolatile memory with low error masking probability. In particular, the invention relates to flash memories.
- As known, memory test methods are intended to cover and screen various types of possible defects present in memories, so as to ensure reliability of the end product. Memory tests are carried out at different manufacturing stages of the memory using special equipments, exploiting special internally implemented test modes. Memory tests are typically performed, e.g., at Wafer Sort Level, Final Test Level and Final Device Characterization Level.
- Specifically, the Wafer Sort Level test is carried out by connecting one or more memories belonging to a same wafer to a test machine which generates the addresses and timing clocks fed to each tested memory in the wafer; then a test pattern is written in each tested memory; data are read from each memory and furnished to the test machine to be compared with expected readings, to detect any fault.
- The wafer sort level testers are limited in the array scanning speed; in particular, most of the memory testers provide the facility of multiple strobes in a same cycle time (synchronous mode testing, e.g., burst mode testing), which allows to perform data check reading of more than one address location in a same cycle time. Indeed, presently burst mode testing works on the principle of outputting the data read from the matrix in a pipeline way. The matrix array is divided into two independent halves called even and odd matrices, each having a respective set of 16 sense amplifiers for reading. During the device testing, reading is commanded by the tester, which furnishes the beginning address for starting the burst, and a clock RD for synchronization. Then, the memory generates consecutive addresses synchronized with read requests fed to the device through the clock RD. The addresses are decoded separately for the two matrix parts and reading is controlled by even/odd priority signals generated by a timing control logic in the memory. The addresses are linearly incremented in synchronization with the external clock RD and sequence reading is continued until the tester initiates a new burst sequence by latching a new address into the memory through a pin ALE provided for the purpose.
- To test the correct device functionality and screen any possible sensing marginalities, a large number of tests are performed at various stages of Wafer Sort Flow, each needing to scan the whole matrix at least once. Therefore the test time during production is huge. Furthermore the minimum obtainable cycle time at Wafer Sort Level is limited, in the best case, to 100 ns, which is much larger than the access time specification of present flash memories. Thus, testing cannot be made at the memory operative speed. On the other hand, some defects may be detected only at high speed cycling, because otherwise the possible noise conditions do not intervene or get unnoticed.
- To reduce the test time, the read data are often compressed internally to the device and the compression result, defining a code and also called "signature", is fed to the test machine and compared to an expected result. Thus, the tester does not need to receive all read data, but only a final code (the signature) that is uniquely evaluated as a function of the read data and the sequence in which it occurs; thereby the signatures obtained after a partial or a complete matrix scan flag the possible errors occurred during scanning.
- According to a widespread solution, used in particular for ROMs and called checksum method, the memory array is internally read in a random manner using LFSRs (Linear Feedback Shift Registers) for generating random addresses; at each scan, the read data are summed in a binary way to the previous result; so, if a ROM to be checked consists of 2N data words and each data word contains B bits, the checksum is formed by the modulo-2k arithmetic sum of the 2N data words in the ROM, where k is arbitrary. This means that all words in ROM are added together and k least significant terms of the sum form the signature or checksum. The result (signature) is fed at preset intervals or at the end of matrix scan to the tester to be compared for finding any failures.
- Another popular solution particularly used for SRAM/DRAMs uses the LFSRs to generate random addresses and data pattern. The internal verification consists of two steps for every randomly addressed location. In the first step, the random data is written at the random address generated. The second step confirms the data back by reading. In some other approaches the data read are compressed in a response analyzer. The compression algorithm is fixed for the entire duration of the matrix scan. Thereby, at any time, the signature Q(t) present in the compressor unit may be mathematically expressed by:
- Patent Abstracts of Japan 68 268 199 discloses a method for testing RAMs of the above type, according to the preamble of
claims 1 and 7, wherein the data is already present in the memory and only needs to be read to detect any failures. Here, the testing is performed generating different reading patterns through a bidirectional LSFR and performing forward and backward scans. Furthermore, testing is performed by calculating a signature which is a fixed polynomial function of the previous signature and of input bits, including a address bits and b read data bits. Thus, the LSFR receives m=a+b bits and thus should have large dimensions (in the example, the double of the data bits). - A block diagram of a known memory device showing the essential elements as regards testing is shown in
Figure 1 . Thememory device 1 comprises anaddress counter 2 receiving from the tester an initial address A0 and a synchronization signal RD and generating a sequence of reading addresses A; amatrix 3 receiving from theaddress counter 2 each time an address A of the cell to be read; an XOR/ADDER block 4, receiving from thematrix 3 the read data D and generating the signature Q; a master/slave unit 5, storing the signature Q and having anoutput 6 for connection to the tester. A feedback control block 7 generates the feedback polynomial value FBP used by the XOR/ADDER block 4 to generate the signature Q according to the expression (1); to this end, the feedback control block 7 receives the signature Q. The signature Q is also fed to the XOR/ADDER block 4. XOR/ADDER block 4, master/slave unit 5 and feedback control block 7 form asignature generator 8. The clock RD, fed from the tester, is also used for synchronizing the XOR/ADDER block 4 and the master/slave unit 5. - The above described compression solution does not always ensure error detection; indeed, the possibility of obtaining the same signature from two different patterns is low but cannot be ruled out.
- Later tests, carried out at Final Test Level or Final Device Characterization Level use high speed machines capable of detecting fault conditions not discovered at Wafer Sort Level. However, also the test machines used at final test level prove to be insufficient to truly satisfy the fast speed test requirements, so that complete memory test cannot be performed in production testing. Furthermore, any defective memories detected at those late stages cause higher costs for rejected devices.
- The aim of the present invention is therefore to provide a test method with improved robustness against error masking.
- According to the present invention, there are provided a test method and a nonvolatile memory device, as defined in
Claim 1 and, respectively, 7. - For a better understanding of the present invention, a preferred embodiment is now described, purely by way of nonlimiting example, with reference to the attached drawings, wherein:
-
Figure 1 is a block diagram of a known memory device, showing only the parts involved during testing; -
Figure 2 is a block diagram of the memory device according to the present invention, showing only the parts involved during testing; -
Figure 3 is a block diagram of the memory device architecture according to the present invention as connected to a tester; -
Figure 4 is more detailed block diagram of the memory device according to the present invention; -
Figure 5 shows a circuit implementation of a part of the memory device ofFigure 2 ; and -
Figures 6 and 7 shown the implementation of some parts ofFigure 5 . - A
memory device 10 according to the invention has the architecture shown inFigure 2 . As shown, thememory device 10 has a built-inoscillator 11 generating a clock CK fed to anaddress counter 12 connected to amatrix 13. The read data D is furnished to a XOR/ADDER block 14 also receiving a feedback polynomial value FBP and a signature Q; the signature Q is fed to a master/slave unit 15, analogously toFigure 1 . InFigure 2 , theaddress counter 12 is also connected to thefeedback control block 17 and feeds thereto the address D (or a preset combination/part thereof) for dynamically changing the feedback polynomial during matrix scan, as discussed in detail hereinbelow. XOR/ADDER block 14, master/slave unit 15 andfeedback control block 17 form asignature generator 35. - During testing, when so enabled by a tester not shown, the
address counter 12 generates a consecutive sequence of cell addresses to allow a consecutive scanning of a substantial part of the matrix, wherein "substantial" here indicates a number of cells greater than 4, for example an entire sector, if the matrix is divided in sectors, or a matrix half, if the matrix is divided in two parts. Preferably, testing comprises uninterrupted scanning of the entire matrix, so as to reduce the overall testing time. - Thereby, the total matrix scan time is reduced by a factor of 5-10, depending upon the memory speed. The matrix can be tested at high frequency at Wafer Sort Level, starting from any address, in working-like conditions. Thus, testing is more thorough than presently and defective memories may be detected at an earlier stage.
-
- Since the address changes for each memory location, the compression algorithm continuously changes its characteristics reducing the risk of possible error masking.
- The architecture of the
memory device 10 according to the invention and its connection to a tester are shown in the diagram ofFigure 3 . Thememory device 10 has aninterface 20 connected to inputpins 21a-21d including apin 21a for an address latch enable signal ALE, pins 21b for the addresses ADDRS, apin 21c for an external clock RD and apin 21d for a chip enable signal CEN, and pins 21e for input/output data I/O. Signals ALE, ADDRS are fed to theaddress counter 12; signal CEN (for chip deselection) is fed to all input/output buffers (in a not shown manner) and a bursttiming control block 22 generating, as described hereinbelow with reference toFigure 4 , timing signals for thememory device 10; and the external clock RD is fed to aclock multiplexer 28. Themultiplexer 28 is formed by twoclock pass gates mode control unit 30 so as to be alternately conductive. The signal input of theclock pass gate 28a receives the external clock RD; the signal input of theclock pass gate 28b receives the internal clock CK generated by theoscillator 11; the signal outputs of theclock pass gates common clock node 31 connected to the bursttiming control block 22; thus the bursttiming control block 22 receives a timing clock CK' selectively fed by theexternal clock pin 21c or theoscillator 11, according to the value of the test mode signals TM, TMN. Preferably,oscillator 11 is a multifrequency one, and is controlled by the testmode control unit 30 through a frequency control signal F_C as discussed hereinbelow. -
Matrix 13 is shown split in three parts: a decodingstage 23, connected to theaddress counter 12 to receive the addresses of the cell to be read; acell array 24, formed bynonvolatile cells 26 to be read (only one shown); and asensing stage 25, connected to thearray 24 and outputting the read data. Structure and connection of these three parts are well known in the art and thus not shown in detail. - The
sensing stage 25 is connected at its output both tosignature generator 35 and to adata multiplexer 36.Data multiplexer 36 is formed by two data passgates mode control unit 30 so as to be alternately conductive. Data passgate 36a is connected between thesensing stage 25 and a commonoutput data node 37; data passgate 36b is connected between thesignature generator 35 and the commonoutput data node 37. Commondata output node 37 is connected to abuffer stage 38 in turn connected to theinterface 20 to supply the input/output data I/O. The testmode control unit 30 selects one out ofpass gates sensing stage 25 or the signature outputted bysignature generator 35. The commonoutput data node 37 which is connected tooutput buffers 38 and thus to the I/O pins 21e for interfacing withtester 40 can present either a signature generated bysignature generator 35 or successive data sensed in sensingstage 25 ofmemory device 10. The sensed data can be used along with the multistrobe feature oftester 40 to perform fast speed testing. The signature can be used for testing thememory device 10 with testers that do not have the multistrobe facility. - In
Figure 3 , thememory device 10 is connected to atester 40 of known type, comprisingpins pins 21a-21e of thememory device 10 for exchanging corresponding signals/addresses/data ALE, ADDRS, RD, CEN and I/O; a finalstage control block 42 connected to thepins 41a-41e through aninterface 50; apattern generator 43; abuffer memory 44; apattern multiplexer 45 for alternately connecting thepattern generator 43 and thebuffer memory 44 to aformatter 46; and acomparator 47 having inputs connected to the finalstage control block 42, to the output of thepattern multiplexer 45 and to aprogram memory block 48 and an output connected to anerror cache memory 49. - In order to perform testing of the
memory device 10 according toFigure 3 , theprogram memory block 48 stores both the test pattern information and the expected signature(s). Alternatively, a tester software module interacting with tester hardware may algorithmically generate the test pattern and the expected signature(s). Therefore, at the beginning,program memory block 48 sends the addresses related to the test pattern to the ADDRS pins 41b, to allow writing of thecell array 24 in a per se known manner. - Then, the
tester 40 generates a random starting address, fed to theaddress counter 12 through the ADDRS pins 41b, 21b and latches the starting address for Burst mode reading using the ALE pins 41a, 21a. The testmode control unit 30 then replaces the external clock RD needed for synchronous reading by the internal clock CK, generating suitable values for the test mode signal TM, and controls thedata multiplexer 36 to feed thebuffers 38 with signature Q, instead of the read data D, generating suitable values for the signature output signal TMB. The testmode control unit 30 may also select the reading frequency, sending suitable signals to theoscillator 11. - Once the internal burst operation starts, the
address counter 12 increments the addresses automatically, synchronized by the internal clock CK through bursttiming control block 22 until thewhole cell array 24 is scanned; then, theaddress counter 12 generates a last carry signal (not shown inFigure 3 ) sent to the testmode control unit 30, which ends testing, by switching test mode signals TM, TMN. - At each reading, the read data is supplied by the
sensing stage 25 to thesignature generator 35, which calculates, according to (2), the signature Q(t), formed by a 16 bit code. - At the end of reading, the end signature Q(t) is supplied through the
buffers 38 and the I/O pins 21e, 41a, to thecomparator 47, which also receives the expected signature fromprogram memory block 48 and may generate a pass/fail signal P/F fed to theerror cache memory 49, connected to the required tester standard output hardware (not shown) for displaying errors. - Since the successive reads are triggered internally, the multiple strobe facility provided by the tester emulates a High Speed Testing.
-
Figure 4 shows a more detailed scheme of thememory device 10, wherein thearray 24 is divided in aneven array 24a and anodd array 24b, addressed by respective even andodd decoding units odd sensing units -
Figure 4 points out the connections between the testmode control block 30, the bursttiming control block 22 and the various parts of thememory device 10, to set the required test parameters and conditions. The testmode control block 30 thus supplies a frequency control signal F_C to theoscillator 11, for setting the operating frequency thereof; the test mode signals TM, TMN toclock multiplexer 28 and bursttiming control block 22 to set them in the test mode configuration; signature output signals TMB, TMBN to thedata multiplexer 37 to also set them in the test mode configuration; and a signature control signal S_C (used to change the compression algorithm) to thesignature generator 35. Furthermore, the testmode control block 30 receives a feedback polynomial control signal FBP_C (specifically, the present address, from which the signature control signal S_C is calculated) and a last carry signal LC (indicating that the whole matrix has been scanned) from theaddress counter 12. The testmode control block 30 is accessed and activated by specific commands sent tomemory device 10 through ADDRS and I/O pins 21b, 21e bytester 40, in a per se know manner, which is not shown. - As said, the burst
timing control block 22 has the purpose of managing the matrix reading and generating the necessary control signals. Therefore, the bursttiming control block 22, when activated by the test mode signals TM, TMN, generates increment control signals E_INC and O_INC fed to theaddress counter 12 for alternately incrementing the addresses of the even andodd array halves sensing multiplex 57 for connecting the just readarray half signature generator 35 and todata multiplexer 37; an enable signal Enb for thedata multiplexer 37; and local clock signals C_C derived from the increment control signals O_INC, E_INC for thesignature generator 35. As explained with reference toFigure 3 , the bursttiming control block 22 is synchronized by timing clock CK', equal to internal clock CK in test mode. - The
address counter 12 receives the starting address and the address latch enable signal from theADDRS pin 21b and theALE pin 21a and, controlled by the increment control signals O_INC, E_INC, generates even addresses E_A or odd addresses O_A for respective even andodd decoding units address counter 12 further generates the feedback polynomial control signal FBP_C and the last carry signal LC for the testmode control block 30. - During test mode, the test
mode control block 30 receives the feedback polynomial control signal FBP_C (correlated to the present address) and generates therefrom the signature control signal S_C (thus, S_C = f(FBP_C)) which is thus dynamically modified during matrix reading. Since the signature is generated by modifying the feedback polynomial during linear burst, the end signature has a very high robustness against error masking. - Furthermore, matrix reading is carried out twice or a number of times, and, at each scanning, the test
mode control block 30 generates different signature control signals S_C using each time a different function f(FBP_C), so as to obtain different signatures, thus considerably reducing the risk of error masking. For example, S_C may be a preset bit of the present address FBP_C and, in subsequent readings, different address bits may be used. -
-
-
Figure 5 shows in detail the structure of XOR/ADDER block 14,feedback control block 17 and master/slave unit 15. XOR/ADDER block 14 comprises aninput bus 60, receiving the sixteen-bit data D (indicated as D<15:0>) from the sensing multiplexer 57 (Figure 4 ) and connected to a plurality of pass gates 61 (only one shown). The pass gates 61 (one for each bit of the read data D) receive each a respective bit and are controlled by the test mode signals TM, TMN to supply the read data to a connection bus 62 only during testing. - The connection bus 62 is connected to a first input of a plurality of EXOR gates 63.0, 63.1, ... (only two shown). Furthermore, one EXOR gate 63.0 (which receives bit D<0>) has a second input receiving the feedback polynomial value FBP. The other EXOR gates 63.1, ... (one for each remaining bit D<15:1> of the read data D present on connection bus 62) receive, at the second input, the previous signature bits Q<14:0> through a
signature bus 66. Thus, the EXOR gates 63.0, 63.1, ..., receive each a respective data bit and one bit from the previous signature Q, except for the first EXOR gate 63.0 that receives FBP at the second input. The outputs of EXOR gates 63 supply a 16-bit new signature data Din<15:0> to be latched which is fed to a plurality of flip/flops 64 (one shown) belonging to the master/slave unit 15. The flip/flops 64 (one for each bit of the new signature data Din) receive each a respective bit of the new signature data Din, as well as the local clock signals C_C and a reset signal R (equal for all flip/flops 64) that is used only during the start of testing for resetting the contents of the master/slave latches forming the flip/flops 64. Substantially, as shown inFigure 7 , the flip/flops 64 are formed by two cascade-connectedlatches Figure 7 , non overlapping clock signals C_C1, C_C1N, C_C2, C_C2N needed for operating thelatches latch 81 to the EXOR gates 63.1, ..., and receive the new signature data Din inlatch 80 in an nonoverlapping time domain synchronized with an increment clock INC fed tosignature timing block 65 and given by the sum of the increment control signals E_INC and O_INC. - As shown in
Figure 6 , the local clock signals C_C are generated by asignature timing block 65 comprised in the burst timing control block 22 (Figure 4 ). Local clock signals C_C are generated from the reset signal R and the increment clock INC. - The
feedback control block 17 comprises a combinatory circuit using some bits of the signature Q and the signature control signal S_C to generate the feedback polynomial value FBP. In detail, thefeedback control block 17 comprises afirst EXOR gate 67 having two inputs receiving two bits of the signature Q (e.g., the first and second bits Q<0>, Q<1>) and an output connected to an input of asecond EXOR gate 68, a second input whereof receives a further bit of the signature Q (e.g., the last bit Q<15>). ANAND gate 69 has two inputs receiving a further bit of the signature Q (e.g., the tenth bit Q<9>) and the signature control signal S_C (as said, e.g. a preset bit of the present address), and an output connected to aninverter 70. The output of theinverter 70 is connected to an input of a third EXOR gate 71, a second input whereof is connected to the output of thesecond EXOR gate 68. The output of the third EXOR gate 71 thus generate the feedback polynomial value FBP. - In the example of
Figure 5 , the XOR/ADDER block 14 does not directly receive all the bits of the signature Q, but one less Q<15> that is instead fed indirectly from thefeedback control block 17 in form of FBP. Also, thefeedback control block 17 does not directly receive the read data D, differently from the general scheme ofFigure 2 . - In the
signature generator 35, the feedback polynomial value FBP depends each time on some bits of the previous signature Q and the value of the signature control signal S_C (which also influences the function implemented by the feedback control block 17). As a consequence, thesignature generator 35 acts as a filter combining each read data D supplied byinput bus 60 with the previous signature Q and has an inverse filter response that changes dynamically with memory scanning. Thus, the obtained signature Q is a unique fingerprint for the pattern programmed inside thematrix 13. Furthermore, changing the signature control signal S_C in a predetermined way (so as to depend upon the present address or a combination of the addresses) reduces the chances of having two different pattern with a same signature. Moreover, matrix reading and data compression is repeated a number of times, each time changing the signature control signal S_C so as to modify the function implemented by thesignature generator 35 and to further increase the testing method robustness against error masking. - The
memory device 10 may be tested in operative conditions, since thematrix 13 is read at the same speed as during proper operation by virtue of theinternal oscillator 11. Thus any criticality causing errors only at high speed may be detected. Furthermore, faults and criticalities of thememory device 10 may be detected at Wafer Sort Level testing, thus allowing device discrimination and in case rejection before packaging, eliminating useless costs. The production costs for batches are thus lower. - Finally, it is clear that numerous modifications and variations can be made to the memory and method described and illustrated herein, all of which falling within the scope of the invention, as defined in the attached claims.
- In particular, the function used by the
signature generator 35 may vary in subsequent matrix scanning and/or during a same matrix scanning. The variability of the functions is obtained using any parameter variable in a predefined way, e.g. depending on the matrix scan such as the address, as above described.
Claims (14)
- A test method for a nonvolatile memory (10), comprising the steps of:a) reading data (D) stored in memory cells (26) belonging to a memory array (24);b) generating a value (S_C) as the function of an address of said memory cells (26);c) generating a present signature code (Q) as a function of the read data (D), a previous signature code and said value (S_C), characterised byd) repeating steps a) to c) for a number of times and each time generating a different value (S_C) using a different function of said address of said memory cells (26).
- The test method according to claim 1, characterized in that said value (S_C) is modified at each step of reading data.
- The test method according to claim 2, characterized in that said value (S_C) is a bit of said address (A).
- The test method according to claim 1, characterized in that said value (S_C) is set before beginning reading said memory cells (26) and is constant during said steps of reading and generating, and in that, at the end of said steps of reading and generating, said value is modified, the memory array (24) is read again and a different signature code (Q) is calculated as a function of the modified value.
- The test method according to any of claims 1-4, characterized in that said function for generating the present signature code (Q) is of a polynomial type.
- The test method according to any of claims 1-5, characterized in that said memory cells (26) of said memory array (24) are read all in linear sequence.
- A nonvolatile memory device (10), comprising:a memory array (24) including memory cells (26);- means for reading (12, 23, 25) data (D) stored in said memory cell (26);- test mode control unit (30) generating a value (S_C) as a function of an address of said memory cells (26); and- a signature code generating stage (35) connected to said memory array (24) and said test mode control unit (30) and receiving the read data (D) and said value (S_C), said signature code generating stage (35) including variable processing elements (14, 17) for generating a present signature code (Q) as a function of the read data (D), a previous signature code and said value (S_C),characterised by the means for reading (12, 23, 25) repeating reading of data (D) stored in said memory cells (26) for a number of times and each time the test mode control unit (30) generating a different value (S_C) using a different function of said address of said memory cells (26) so that the signature code generating stage (35) generates a different present signature code (Q).
- The device of claim 7, characterized in that said value (S_C) is modified for each read data (D).
- The device according to claim 8, characterized by address generating means (12) generating an address signal (A) for a memory cell (26) to be read and connected to said variable processing elements (14, 17) to vary said function for generating the present signature code (Q) at each data reading.
- The device according to any of claims 7-9, characterized in that said variable processing elements (14, 17) comprise a feedback logic circuit (17) and a logic processor (14), said feedback logic circuit (17) defining a polynomial function and receiving at the input said previous signature code and said parameter value (S_C) and supplying to said logic processor (14) a feedback polynomial value (FBP).
- The device according to claim 10, characterized in that said feedback logic circuit (17) comprises multiple input linear feedback shift registers (60-71).
- The device according to claim 10 or 11, characterized in that said logic processor (14) comprises a plurality of EXOR gates (63.0, 63.1, ...) receiving at one input a respective bit of said read data (D), some of said EXOR gates further receiving, at a second input, selected bits of said previous signature code (Q) and at least one of said EXOR gates receiving, at a second input, said feedback polynomial value (FBP).
- The device according to any of claims 10-12, characterized in that said signature code generating stage (35) further comprises a memory stage (15) having an input connected to the output of said logic processor (14) and an output connected to said feedback logic circuit (17) and said logic processor (14).
- The device according to claim 13, characterized in that said memory stage (15) comprises a plurality of master/slave units (64), one for each bit of said signature code (Q).
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP99830617A EP1089293B1 (en) | 1999-09-30 | 1999-09-30 | Memory test method and nonvolatile memory with low error masking probability |
DE69940061T DE69940061D1 (en) | 1999-09-30 | 1999-09-30 | Memory check method and non-volatile memory with low error concealment probability |
US09/670,471 US6282134B1 (en) | 1999-09-30 | 2000-09-26 | Memory test method and nonvolatile memory with low error masking probability |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP99830617A EP1089293B1 (en) | 1999-09-30 | 1999-09-30 | Memory test method and nonvolatile memory with low error masking probability |
Publications (2)
Publication Number | Publication Date |
---|---|
EP1089293A1 EP1089293A1 (en) | 2001-04-04 |
EP1089293B1 true EP1089293B1 (en) | 2008-12-10 |
Family
ID=8243605
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP99830617A Expired - Lifetime EP1089293B1 (en) | 1999-09-30 | 1999-09-30 | Memory test method and nonvolatile memory with low error masking probability |
Country Status (3)
Country | Link |
---|---|
US (1) | US6282134B1 (en) |
EP (1) | EP1089293B1 (en) |
DE (1) | DE69940061D1 (en) |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6389525B1 (en) * | 1999-01-08 | 2002-05-14 | Teradyne, Inc. | Pattern generator for a packet-based memory tester |
US6834364B2 (en) * | 2001-04-19 | 2004-12-21 | Agilent Technologies, Inc. | Algorithmically programmable memory tester with breakpoint trigger, error jamming and 'scope mode that memorizes target sequences |
US7181660B2 (en) * | 2002-07-26 | 2007-02-20 | Verigy Pte. Ltd. | Reconstruction of non-deterministic algorithmic tester stimulus used as input to a device under test |
US6738294B2 (en) * | 2002-09-30 | 2004-05-18 | Agere Systems Inc. | Electronic fingerprinting of semiconductor integrated circuits |
US20040193984A1 (en) * | 2003-03-28 | 2004-09-30 | Stmicroelectronics Inc. | Signature Cell |
US7376887B2 (en) * | 2003-12-22 | 2008-05-20 | International Business Machines Corporation | Method for fast ECC memory testing by software including ECC check byte |
US7117415B2 (en) * | 2004-01-15 | 2006-10-03 | International Business Machines Corporation | Automated BIST test pattern sequence generator software system and method |
US7904775B2 (en) | 2004-04-21 | 2011-03-08 | Stmicroelectronics Sa | Microprocessor comprising signature means for detecting an attack by error injection |
DE102004043050B4 (en) * | 2004-09-06 | 2006-08-17 | Infineon Technologies Ag | Method, semiconductor device and test system for loop-back measurement of the interface timing of semiconductor devices |
US7707467B2 (en) * | 2007-02-23 | 2010-04-27 | Micron Technology, Inc. | Input/output compression and pin reduction in an integrated circuit |
TWI552159B (en) * | 2015-02-24 | 2016-10-01 | 晶豪科技股份有限公司 | Address generating method |
US9601193B1 (en) * | 2015-09-14 | 2017-03-21 | Intel Corporation | Cross point memory control |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2511028B2 (en) * | 1987-04-24 | 1996-06-26 | 日本電信電話株式会社 | Memory test method |
JP2833574B2 (en) * | 1996-03-28 | 1998-12-09 | 日本電気株式会社 | Nonvolatile semiconductor memory device |
JP2000011700A (en) * | 1998-06-25 | 2000-01-14 | Nec Ic Microcomput Syst Ltd | Method and circuit for test of rom |
-
1999
- 1999-09-30 DE DE69940061T patent/DE69940061D1/en not_active Expired - Lifetime
- 1999-09-30 EP EP99830617A patent/EP1089293B1/en not_active Expired - Lifetime
-
2000
- 2000-09-26 US US09/670,471 patent/US6282134B1/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
DE69940061D1 (en) | 2009-01-22 |
US6282134B1 (en) | 2001-08-28 |
EP1089293A1 (en) | 2001-04-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5469443A (en) | Method and apparatus for testing random access memory | |
US6658611B1 (en) | Programmable built-in self-test system for semiconductor memory device | |
US6006345A (en) | Pattern generator for memory burn-in and test | |
KR970004074B1 (en) | Memory device and integrated circuit thereof | |
JP3216449B2 (en) | Self-diagnosis device for semiconductor memory failure | |
US7814385B2 (en) | Self programmable shared bist for testing multiple memories | |
US6359818B2 (en) | Apparatus for analyzing failure for semiconductor memory device | |
EP1089293B1 (en) | Memory test method and nonvolatile memory with low error masking probability | |
US8201037B2 (en) | Semiconductor integrated circuit and method for controlling semiconductor integrated circuit | |
US7729185B2 (en) | Apparatus and method for detection of address decoder open faults | |
JP3795822B2 (en) | Embedded self-test circuit and design verification method | |
US6553527B1 (en) | Programmable array built-in self test method and controller with programmable expect generator | |
KR19980064254A (en) | Integrated circuit memory device with built-in self test circuit with monitor and tester mode | |
US6438048B1 (en) | Nonvolatile memory and high speed memory test method | |
US20080222460A1 (en) | Memory test circuit | |
US20050138501A1 (en) | System and method for testing electronic devices on a microchip | |
JP4129187B2 (en) | Semiconductor memory test apparatus and failure analysis address generation method | |
JP2002203399A (en) | Advance memory tester having post decoding function | |
US7394272B2 (en) | Built-in self test for system in package | |
US20030236648A1 (en) | Memory defect redress analysis treating method, and memory testing apparatus performing the method | |
US6647522B1 (en) | Semiconductor devices having multiple memories | |
CN116224013A (en) | Chip testing method and device | |
JP4183854B2 (en) | Memory test equipment | |
JP4185642B2 (en) | Semiconductor memory test equipment | |
EP2704151A2 (en) | Semiconductor device and memory test method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): DE FR GB IT |
|
AX | Request for extension of the european patent |
Free format text: AL;LT;LV;MK;RO;SI |
|
17P | Request for examination filed |
Effective date: 20011002 |
|
AKX | Designation fees paid |
Free format text: DE FR GB IT |
|
17Q | First examination report despatched |
Effective date: 20051129 |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE FR GB IT |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
REF | Corresponds to: |
Ref document number: 69940061 Country of ref document: DE Date of ref document: 20090122 Kind code of ref document: P |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed |
Effective date: 20090911 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20090929 Year of fee payment: 11 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20090930 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST Effective date: 20100531 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20090930 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20090930 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20081210 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R119 Ref document number: 69940061 Country of ref document: DE Effective date: 20110401 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20110401 |