EP0892350A3 - Procédé de replacement redondant dans un dispositif de mémoire - Google Patents
Procédé de replacement redondant dans un dispositif de mémoire Download PDFInfo
- Publication number
- EP0892350A3 EP0892350A3 EP98303690A EP98303690A EP0892350A3 EP 0892350 A3 EP0892350 A3 EP 0892350A3 EP 98303690 A EP98303690 A EP 98303690A EP 98303690 A EP98303690 A EP 98303690A EP 0892350 A3 EP0892350 A3 EP 0892350A3
- Authority
- EP
- European Patent Office
- Prior art keywords
- domain
- domains
- redundancy
- fault
- faults
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
- G11C29/785—Masking faults in memories by using spares or by reconfiguring using programmable devices with redundancy programming schemes
- G11C29/787—Masking faults in memories by using spares or by reconfiguring using programmable devices with redundancy programming schemes using a fuse hierarchy
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
- G11C29/80—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved layout
- G11C29/804—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved layout to prevent clustered faults
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
- G11C29/80—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved layout
- G11C29/808—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved layout using a flexible replacement scheme
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
- G11C29/80—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved layout
- G11C29/81—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved layout using a hierarchical redundancy scheme
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US895249 | 1997-07-16 | ||
US08/895,249 US5881003A (en) | 1997-07-16 | 1997-07-16 | Method of making a memory device fault tolerant using a variable domain redundancy replacement configuration |
Publications (3)
Publication Number | Publication Date |
---|---|
EP0892350A2 EP0892350A2 (fr) | 1999-01-20 |
EP0892350A3 true EP0892350A3 (fr) | 2000-02-02 |
EP0892350B1 EP0892350B1 (fr) | 2003-02-05 |
Family
ID=25404214
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP98303690A Expired - Lifetime EP0892350B1 (fr) | 1997-07-16 | 1998-05-12 | Procédé de replacement redondant dans un dispositif de mémoire |
Country Status (6)
Country | Link |
---|---|
US (1) | US5881003A (fr) |
EP (1) | EP0892350B1 (fr) |
JP (1) | JP3850988B2 (fr) |
KR (1) | KR100305936B1 (fr) |
DE (1) | DE69811155T2 (fr) |
TW (1) | TW410288B (fr) |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5970000A (en) * | 1998-02-02 | 1999-10-19 | International Business Machines Corporation | Repairable semiconductor integrated circuit memory by selective assignment of groups of redundancy elements to domains |
US6018483A (en) * | 1998-12-10 | 2000-01-25 | Siemens Aktiengesellschaft | Distributed block redundancy for memory devices |
US6101138A (en) * | 1999-07-22 | 2000-08-08 | Eton Technology, Inc. | Area efficient global row redundancy scheme for DRAM |
US6484271B1 (en) | 1999-09-16 | 2002-11-19 | Koninklijke Philips Electronics N.V. | Memory redundancy techniques |
US6243306B1 (en) | 2000-07-19 | 2001-06-05 | International Business Machines Corporation | Defect management engine for generating a unified address to access memory cells in a primary and a redundancy memory array |
US6901498B2 (en) * | 2002-12-09 | 2005-05-31 | Sandisk Corporation | Zone boundary adjustment for defects in non-volatile memories |
TWI262504B (en) * | 2003-04-15 | 2006-09-21 | Ibm | Dynamic semiconductor memory device |
US9017374B2 (en) * | 2004-04-09 | 2015-04-28 | Cardiva Medical, Inc. | Device and method for sealing blood vessels |
US7145816B2 (en) * | 2004-08-16 | 2006-12-05 | Micron Technology, Inc. | Using redundant memory for extra features |
JP5137408B2 (ja) * | 2007-02-05 | 2013-02-06 | パナソニック株式会社 | 電気ヒューズ回路 |
US8879295B1 (en) | 2013-08-05 | 2014-11-04 | International Business Machines Corporation | Electronic circuit for remapping faulty memory arrays of variable size |
US9343185B2 (en) | 2013-09-26 | 2016-05-17 | International Business Machines Corporation | Electronic circuit for fitting a virtual address range to a physical memory containing faulty address |
US10141065B1 (en) * | 2017-08-29 | 2018-11-27 | Cypress Semiconductor Corporation | Row redundancy with distributed sectors |
KR102640830B1 (ko) | 2022-04-22 | 2024-02-23 | 염선해 | 워터젯 가공에 사용된 연마재의 대용량 재생 시스템 및 방법 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0465808A1 (fr) * | 1990-06-19 | 1992-01-15 | Texas Instruments Incorporated | Schéma de redondance associatif de DRAM avec grandeur de groupe variable |
EP0660237A2 (fr) * | 1993-12-22 | 1995-06-28 | Hitachi, Ltd. | Dispositif de mémoire à semi-conducteur à réseau de cellules de mémoire de réserve |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0831279B2 (ja) * | 1990-12-20 | 1996-03-27 | インターナショナル・ビジネス・マシーンズ・コーポレイション | 冗長システム |
US5295101A (en) * | 1992-01-31 | 1994-03-15 | Texas Instruments Incorporated | Array block level redundancy with steering logic |
JP3040625B2 (ja) * | 1992-02-07 | 2000-05-15 | 松下電器産業株式会社 | 半導体記憶装置 |
EP0636258B1 (fr) * | 1992-04-16 | 1996-03-27 | Siemens Aktiengesellschaft | Memoire a semi-conducteurs integre a redondance |
US5491664A (en) * | 1993-09-27 | 1996-02-13 | Cypress Semiconductor Corporation | Flexibilitiy for column redundancy in a divided array architecture |
KR960008825B1 (en) * | 1993-11-18 | 1996-07-05 | Samsung Electronics Co Ltd | Row redundancy circuit and method of semiconductor memory device with double row decoder |
JP2570203B2 (ja) * | 1994-11-22 | 1997-01-08 | 日本電気株式会社 | 半導体記憶装置 |
US5513144A (en) * | 1995-02-13 | 1996-04-30 | Micron Technology, Inc. | On-chip memory redundancy circuitry for programmable non-volatile memories, and methods for programming same |
-
1997
- 1997-07-16 US US08/895,249 patent/US5881003A/en not_active Expired - Fee Related
-
1998
- 1998-03-13 TW TW087103771A patent/TW410288B/zh not_active IP Right Cessation
- 1998-05-12 EP EP98303690A patent/EP0892350B1/fr not_active Expired - Lifetime
- 1998-05-12 DE DE69811155T patent/DE69811155T2/de not_active Expired - Lifetime
- 1998-07-07 JP JP19140198A patent/JP3850988B2/ja not_active Expired - Fee Related
- 1998-07-16 KR KR1019980028858A patent/KR100305936B1/ko not_active IP Right Cessation
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0465808A1 (fr) * | 1990-06-19 | 1992-01-15 | Texas Instruments Incorporated | Schéma de redondance associatif de DRAM avec grandeur de groupe variable |
EP0660237A2 (fr) * | 1993-12-22 | 1995-06-28 | Hitachi, Ltd. | Dispositif de mémoire à semi-conducteur à réseau de cellules de mémoire de réserve |
Non-Patent Citations (1)
Title |
---|
KIRIHATA T ET AL: "FAULT-TOLERANT DESIGNS FOR 256 MB DRAM", IEICE TRANSACTIONS ON ELECTRONICS,JP,INSTITUTE OF ELECTRONICS INFORMATION AND COMM. ENG. TOKYO, vol. E79-C, no. 7, pages 969-977, XP000632352, ISSN: 0916-8524 * |
Also Published As
Publication number | Publication date |
---|---|
EP0892350B1 (fr) | 2003-02-05 |
EP0892350A2 (fr) | 1999-01-20 |
TW410288B (en) | 2000-11-01 |
JP3850988B2 (ja) | 2006-11-29 |
KR100305936B1 (ko) | 2001-11-05 |
DE69811155D1 (de) | 2003-03-13 |
US5881003A (en) | 1999-03-09 |
JPH1196799A (ja) | 1999-04-09 |
DE69811155T2 (de) | 2003-10-23 |
KR19990013942A (ko) | 1999-02-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0892350A3 (fr) | Procédé de replacement redondant dans un dispositif de mémoire | |
MY117880A (en) | Variable size redundancy replacement architecture to make a memory fault-tolerant. | |
EP0892349A3 (fr) | Configuration pour le replacement redondant dans un dispositif de mémoire | |
MY119794A (en) | Method of making a memory fault-tolerant using a variable size redundancy replacement configuration | |
DE69533764T2 (de) | Verfahren zum Gebrauch von Speicherplatten unterschiedlicher Inhalte in einem Einzelvolumen einer hierarchischen Speicherplattenanordnung | |
EP0836142A3 (fr) | Mémoires à semi-conducteurs capable de transformation topographique de blocs défectueux | |
EP0990986A3 (fr) | Rétablissement de défaillance de systèmes d'ordinateurs partagés contenant un schéma de base de données | |
ATE198168T1 (de) | Sieb für schwingabschneider | |
DE69919632D1 (de) | Fehlertoleranz durch N-modulare Softwareredundanz unter Verwendung von indirekter Instrumentierung | |
EP0901076B1 (fr) | Rangées de fusibles de dimension programmable et son procédé de fabrication | |
DE69716451T2 (de) | Lastverteilung für redundante netze | |
DE69724384D1 (de) | Redundantes, vorderes Aufhängungssytem für ein Turbotriebwerk | |
DE112007002175T5 (de) | Optimierte Rekonstruktion und Rückkopiemethodik für ein ausgefallenes Laufwerk bei Anwesenheit einer globalen Hot Spare Platte | |
CA2153128A1 (fr) | Systeme a securite intrinseque | |
GB2417586A (en) | A processor array with pairs of horizontal and vertical buses and with row redundancy | |
DE69720918D1 (de) | Redundantes, vorderes Aufhängungssystem für ein Turbotriebwerk | |
AU1338797A (en) | Reduced pitch laser redundancy fuse bank structure | |
EP1303045A3 (fr) | Dispositif logique programmable comprenant des circuits redondants | |
DE69511791D1 (de) | Redundanzschema für Speicherschaltungen | |
AU6945700A (en) | Circuit and method for a multiplexed redundancy scheme in a memory device | |
FR2776297B1 (fr) | Procede de conversion de fractions lourdes petrolieres comprenant une etape d'hydrotraitement en lit fixe, une etape de conversion en lit bouillonnant et une etape de craquage catalytique | |
EP0933709A3 (fr) | Mémoire intégree à semiconducteurs réparable par affectation sélective de groupes de redondance aux domaines | |
TW274638B (en) | A random access memory having a flexible array redundancy scheme | |
AU1803397A (en) | A tubular frame | |
CA2162025A1 (fr) | Methode de selection d'une liaison libre et arrangement |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): DE FR GB |
|
AX | Request for extension of the european patent |
Free format text: AL;LT;LV;MK;RO;SI |
|
PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
AK | Designated contracting states |
Kind code of ref document: A3 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE |
|
AX | Request for extension of the european patent |
Free format text: AL;LT;LV;MK;RO;SI |
|
17P | Request for examination filed |
Effective date: 20000722 |
|
AKX | Designation fees paid |
Free format text: AT BE CH LI |
|
RBV | Designated contracting states (corrected) |
Designated state(s): DE FR GB |
|
17Q | First examination report despatched |
Effective date: 20020219 |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Designated state(s): DE FR GB |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
REF | Corresponds to: |
Ref document number: 69811155 Country of ref document: DE Date of ref document: 20030313 Kind code of ref document: P |
|
ET | Fr: translation filed | ||
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed |
Effective date: 20031106 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20040506 Year of fee payment: 7 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20050512 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20050512 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20110523 Year of fee payment: 14 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST Effective date: 20130131 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20120531 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R081 Ref document number: 69811155 Country of ref document: DE Owner name: INTERNATIONAL BUSINESS MACHINES CORP., ARMONK, US Free format text: FORMER OWNERS: QIMONDA AG, 81739 MUENCHEN, DE; INTERNATIONAL BUSINESS MACHINES CORPORATION, ARMONK, N.Y., US Ref country code: DE Ref legal event code: R081 Ref document number: 69811155 Country of ref document: DE Owner name: INFINEON TECHNOLOGIES AG, DE Free format text: FORMER OWNERS: QIMONDA AG, 81739 MUENCHEN, DE; INTERNATIONAL BUSINESS MACHINES CORPORATION, ARMONK, N.Y., US Ref country code: DE Ref legal event code: R081 Ref document number: 69811155 Country of ref document: DE Owner name: INFINEON TECHNOLOGIES AG, DE Free format text: FORMER OWNER: QIMONDA AG, INTERNATIONAL BUSINESS MACHINES, , US Ref country code: DE Ref legal event code: R081 Ref document number: 69811155 Country of ref document: DE Owner name: INTERNATIONAL BUSINESS MACHINES CORP., ARMONK, US Free format text: FORMER OWNER: QIMONDA AG, INTERNATIONAL BUSINESS MACHINES, , US |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20150721 Year of fee payment: 18 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R119 Ref document number: 69811155 Country of ref document: DE |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20161201 |