EP0838689B1 - Test of circuits with Schmitt inputs - Google Patents
Test of circuits with Schmitt inputs Download PDFInfo
- Publication number
- EP0838689B1 EP0838689B1 EP97111061A EP97111061A EP0838689B1 EP 0838689 B1 EP0838689 B1 EP 0838689B1 EP 97111061 A EP97111061 A EP 97111061A EP 97111061 A EP97111061 A EP 97111061A EP 0838689 B1 EP0838689 B1 EP 0838689B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- input
- circuit
- circuits
- schmitt
- integrated circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/31712—Input or output aspects
- G01R31/31715—Testing of input or output circuits; test of circuitry between the I/C pins and the functional core, e.g. testing of input or output driver, receiver, buffer
Definitions
- the present invention relates to an integrated circuit, more particularly, to an integrated circuit having Schmitt input circuits.
- hysteresis width namely, threshold voltages at a H (high) side/a L (low) side of each Schmitt input circuit are predetermined values or not.
- the test which is so-called functional test, is performed by operating the internal logic circuit. Concretely, when the H side threshold voltage (V TH ) of a Schmitt input circuit is measured, the functional test is repeated while the level of the signal inputted to the Schmitt input circuit is increased by a predetermined amount (e.g. 0.1V) from the GND level.
- the repeated functional test is required to test the Schmitt input circuit, therefore, there is a problem that it takes a long time to test the Schmitt input circuit.
- the "functional test” is just complex and takes a long time, therefore, it takes a very long time to complete the test of all Schmitt input circuits mounted on such a LSI.
- the above described test of the Schmitt input circuit is performed with a LSI tester and the like, therefore, there is another problem that the measurement accuracy of the threshold voltage lowers influenced by power noises in that test environment (e.g. tests with a test board and a test socket).
- a test environment e.g. tests with a test board and a test socket.
- GND and V DD noises about 0.1-0.3 V occur.
- the V TH and the V TL of the Schmitt input circuit are measured under such an environment, accurate values can not be obtained.
- a value larger than a real value is measured as the V TH
- a value smaller than a real value is measured as the V TL .
- the noise occurrence amount is decreased by lowering the original oscillated frequency while threshold voltages are measured, however, the functional test requires a longer time when the original oscillated frequency is lowered.
- a Schmitt trigger input buffer circuit to test accurately and easily whether operation is normal or not by controlling gates different in threshold in accordance with setting of the test mode to perform a test corresponding to the selected mode.
- the Schmitt trigger input buffer circuit employs a first and a second test mode.
- first test mode high and low level signals are input to test mode setting pins, respectively, a NAND gate to which the output from another NAND gate to a buffer is fed back and the output of one of the pins passing an inverter is supplied is always turned off.
- the transfer operation is performed in the threshold voltage of the first NAND gate, and it is tested accurately and easily whether a Schmitt trigger input buffer circuit having a hysteresis characteristic is normal or not by two kinds of threshold voltage.
- the conventional integrated circuit has problems that it takes a long time to test the Schmitt input circuit and the accuracy of the test result is not good, and the cost increases caused by those problems.
- an integrated circuit as defined in claim 1.
- a first integrated circuit comprises (a) an internal logic circuit, (b) plural input ports for inputting signals to be supplied to the internal logic circuit, (c) plural Schmitt input circuits for outputting signals corresponding to the signals inputted from the plural input ports, respectively, (d) plural output ports outputting signals from the internal logic circuit, and (e) plural switch circuits each connected to the internal logic circuit and to one of the plural Schmitt input circuits and to one of the plural output ports that is selected so as to reduce wiring amount by taking a positional relation between the connected Schmitt input circuit and the plural outputs ports into consideration, and feeding signal from the connected Schmitt circuit to the internal logic circuit or the connected output port.
- the first integrated circuit is provided with a switch circuit which can supply the output of the Schmitt input circuit to the output port so as to bypass the internal logic circuit every Schmitt input circuit.
- the input port to which each switch circuit outputs a signal is determined so as to reduce a wiring amount by taking a positional relation to the corresponding Schmitt input circuit into consideration and so as not to repeat.
- each switch in the first integrated circuit is made function, the plural Schmitt input circuits are connected to different output terminal one another.
- the Schmitt input circuits can be tested without a functional test in parallel, therefore, it takes only a very short time to complete the test of the Schmitt input circuits. Further, during the test, since the internal logic circuit is bypassed, the power current reduces, therefore, the power noise reduces. Thus, it becomes also possible to measure the threshold voltage accurately under no noise influence.
- a second integrated circuit comprises (a) an internal logic circuit, (b) plural input-output ports for inputting signals to be supplied to the internal logic circuit and for outputting signals from the internal logic circuit, (c) plural Schmitt input circuits outputting signals corresponding to the signals inputted from the plural input-output ports, respectively, (d) plural tristate circuits feeding signals from the internal logic circuit to the plural input-output ports, respectively, (e) a control circuit taking on-off control of the plural tristate circuits, and (f) plural switch circuits each connected to the internal logic circuit and to one of the plural Schmitt input circuits and to one of the plural tristate circuits that is selected so as to reduce wiring amount by taking a positional relation between the connected Schmitt input circuit and the plural tristate circuits into consideration, and feeding signal from the connected Schmitt circuit to the internal logic circuit or the connected tristate circuit.
- the second integrated circuit is provided with a switch circuit which can supply the output of the Schmitt input circuit connected with the input-output port to another input-output port so as to bypass the internal logic circuit through the tristate circuit every Schmitt input circuit.
- the tristate circuit to which each switch circuit outputs a signal is determined so as to reduce a wiring amount by taking a positional relation to the corresponding Schmitt input circuit into consideration and so as not to repeat.
- each switch in the second integrated circuit is made function, the plural Schmitt circuits are connected to different input-output terminals one another through the tristate circuits.
- the integrated circuit is provided with the control circuit controlling ON and OFF in the tristate circuit.
- the control circuit controls to make the tristate circuit connected to the same input-output port as a Schmitt input circuit to be tested in an OFF state, and to make the tristate circuit which the output of the Schmitt input circuit is inputted in an ON state.
- the switch circuit is made function, whereby a half of Schmitt input circuits provided in the integrated circuit can be tested. The remaining Schmitt input circuits can be also tested by changing ON-OFF states in each tristate circuit.
- the plural input-output ports provided with the Schmitt input circuits can be tested half-and-half, therefore, it takes only a very short time to complete the test of the Schmitt input circuits. Further, during the test, since the internal logic circuit is bypassed, the power current reduces, therefore, the power noise reduces. Thus, it becomes also possible to measure the threshold voltage accurately under no noise influence. Moreover, input-output ports related circuits which are usually arranged to be adjacent in the integrated circuit are merely connected through switch circuits one another, therefore, there is no layout problem such as a wiring area expands.
- the plural switch circuits and the plural tristate circuits are connected so as to be able to test the plural Schmitt input circuits without changing pairs of input-output ports used for testing the plural Schmitt input circuits. That is, it is desirable that a connection between the respective circuits (selection of circuits to be connected) is performed so as to made a wiring for the test close per two input-output ports.
- the second integrated circuit further may comprise (g) an input port for inputting a signal to be supplied to the internal logic circuit, (h) a second Schmitt input circuit outputting a signal corresponding to the signal from the input port, (i) a logic operational circuit inserted between a tristate circuit, which is selected so as to reduce wiring amount from the plural tristate circuit, and corresponding switch circuit, and outputting a logic operational result of signals inputted from the connected switch circuit and a signal input terminal to the connected tristate circuit, and (j) a second switch circuit feeding the signal from the second Schmitt input circuit to the signal input terminal of the logical operational circuit or the internal logic circuit.
- An integrated circuit in the first embodiment is that circuits for testing Schmitt inverters are added to a micro controller LSI having even-numbered input-output ports connected to Schmitt inverters.
- FIG. 1 shows an outline of an integrated circuit according to the first embodiment.
- an input-output port P00 provided in an integrated circuit 10 is connected with an input terminal of a Schmitt inverter 11 and an output terminal of a tristate circuit 12.
- An input-output port P01 is also connected with a Schmitt inverter 13 and a tristate circuit 14 in the same way.
- the output terminals of the Schmitt inverters 11, 13 are respectively connected with common terminals of switches 15, 17.
- the input terminals of the tristate circuits 12, 14 are respectively connected with common terminals of switches 16, 18.
- Control signal input terminals of the tristate circuits 12, 14 are respectively connected with nodes C0, C1 of an internal logic circuit (not shown).
- a control signal for controlling the tristate circuit to become a ON state is inputted to the tristate circuit connected to the input-output port used as an output port.
- a control (input/output designation) of the tristate circuit like this is programmable in a micro controller LSI. As described later, in this integrated circuit, when each Schmitt inverter is tested, this function is used.
- Each switch 15-18 is a circuit having a control signal input terminal, a common terminal, a first terminal and a second terminal, and connects the common terminal to one of the first terminal and the second terminal in accordance with the level of the control signal inputted into the control signal input terminal.
- the first terminal is connected with the common terminal when no "H" level control signal "cont" is inputted (usual operation).
- the first terminals of the switches 15-18 are connected with nodes A0, B0, A1, B1 of the internal logic circuit, respectively.
- the second terminal of the switch 15 (connected to the common terminal when a "H" level control signal cont) is connected with the second terminal of the switch 18, and the second terminal of the switch 17 is connected with the second terminal of the switch 16.
- the integrated circuit of the first embodiment is structured by arranging these circuits every adjacent two input-output ports.
- Each of the switches 15, 17, as shown in FIG. 2 is provided with two input AND circuits 31, 32 and an inverter 33.
- a common terminal 41 connected to the Schmitt inverter is connected with input terminals of the two input AND circuits 31, 32.
- a control signal input terminal 44 is connected with another input terminal of the two input AND circuits 31, 32.
- An output terminal of the two input AND circuit 31 is connected to a first terminal 42 connected to the internal logic circuit. Further, a signal from the control signal input terminal 44 is inputted into another input terminal of the two input AND circuit 32 through the inverter 33.
- the output of the two input AND circuit 32 is supplied to another switch via a second terminal 43.
- a switch connected to each tristate circuit is structured similarly, therefore, no explanation thereof is given.
- the tristate circuit which is connected with the same input-output port as the Schmitt inverter to be tested is made into a OFF state (inhibit state), and the tristate circuit connected with the other input-output port to be a pair with the one input-output port is made into a ON state.
- each tristate circuit connected to the even-numbered input-output port is made in an OFF state, and each tristate circuit connected to the odd-numbered input-output port is made in an active state. Then, the control signal "cont" is supplied to each switch so as to connect the common terminals with the second terminals in all switches.
- the signal from the Schmitt inverter 11 is outputted to the input-output port P01 through the switch 15, the switch 18 and the tristate circuit 14.
- the same level signal as that from the Schmitt inverter connected with another even-numbered input-output port is outputted from the adjacent input-output port to be a pair with that even-numbered input-output port.
- each Schmitt inverter when it is certain that the threshold voltage V TH at the H side of each Schmitt inverter is over the 1/2 V DD and the threshold voltage V TL at the L side is under the 1/2 V DD , a signal outputted from each odd-numbered input-output port, such as a signal which varies with time like the signal waveform 51 is measured individually while a test signal waveform 50 shown in FIG. 3 is supplied to all even-numbered input-output ports, whereby the threshold voltage of each Schmitt inverter can be measured.
- an input voltage of the GND level is applied to each even-numbered input-output port, and then the input voltage is increased to the 1/2 V DD level.
- the "L" level signal is outputted from each odd-numbered input-output port.
- the signal level outputted from each odd-numbered input-output port is monitored while the input voltage is increased by a predetermined voltage step (such as 0.1V).
- a predetermined voltage step such as 0.1V.
- H input-output port which a signal level is inverted
- the specified input voltage is set as a threshold V TH at the "H" side of the Schmitt inverter connected to a even-numbered input-output port to be a pair with that input-output port.
- each tristate circuit connected to an odd-numbered input-output port is made in an OFF state, and each tristate circuit connected to an odd-numbered input-output port is made in an active state. Then, a test signal waveform is inputted into each odd-numbered input-output port, and the signal level from each even-numbered input-output port is monitored, whereby threshold voltages V TH , V TL of the Schmitt inverter connected to each odd-numbered input-output port are measured.
- a test signal waveform is not limited to that shown in FIG. 3.
- a test signal waveform of which a level varies step by step from the GND level may be used.
- a test signal waveform to be inputted may be varied according whether a Schmitt inverter to be an object is TTL level Schmitt or CMOS level Schmitt.
- the internal logic circuit is completely bypassed, therefore, the power current reduces compared with a case that the threshold is measured by the functional test. Further, power noises reduce, therefore, it becomes possible to measure the threshold voltage under no noise influence accurately.
- a integrated circuit 10 2 in the second embodiment is provided with an input port IN0 only for input in addition to the input-output ports P01, P02.
- the input port IN0 is connected with a Schmitt inverter 19, and the output of the Schmitt inverter 19 is inputted into a common terminal of a switch 20.
- a first terminal of the switch 20 is connected to a node A2 in the internal logic circuit.
- the input-output ports P01, P02 are connected to circuits of almost similar structures.
- a two input AND circuit 25 is arranged between the second terminal of the switch 16 and the second terminal of the switch 17, and a logical product (operated result of two input AND circuit 25) of a signal from the second terminal of the switch 19 and a signal from the second terminal of the switch 17 is inputted thereto.
- each Schmitt inverter is tested in accordance with a procedure mentioned hereinafter.
- the Schmitt inverter 11 in no relation to the two input AND circuit 25 is tested in accordance with the same procedure for the integrated circuit in the first embodiment.
- Schmitt inverters 13, 19 relative to the two input AND circuit 25 are tested, one input of the two input AND circuit 25 is kept to "H” by supplying a "L" level signal to the input port IN0 and so on.
- the Schmitt inverter 13 is tested by varying the input voltage to the input-output port P01.
- the Schmitt inverter 19 is tested by varying the input voltage to the input-output port P00 while a "L" level signal is supplied.
- the input voltage at that the signal level from the input-output port P00 is inverted may be set as a threshold voltage of the Schmitt inverters 13, 19 by supplying the same test signal waveform both.
- the integrated circuit explained in the first and second embodiments is provided with Schmitt inverters and inverting tristate circuits, however, the circuit structure explained in each embodiment can be also applied to an integrated circuit with a Schmitt buffer but Schmitt inverters.
- the circuit structure can be also applied to an integrated circuit with a non-inverting tristate circuit. Incidentally, it is necessary to pay attention to that there is a case in that an output waveform for an input of a test signal waveform varies (logic inverts) in accordance with the application method of the circuit structure explained in each embodiment.
- a two input AND circuit is used, however, a two input OR circuit may be also used instead of it.
- a two input OR circuit When a two input OR circuit is used, a "H" level signal is inputted into one port, whereby a Schmitt inverter connected to another port is tested.
- a circuit corresponding to a two input AND circuit may be used. That is, in this case, an integrated circuit corresponding to the second embodiment can be fabricated by using one input-output port as an input port.
- a switch including analog switches (transfer gates) 34, 35 and an inverter 33 may be used instead of the switch shown in FIG. 2.
- the integrated circuit in each embodiment is the so-called micro controller LSI, however, it is apparent that the present invention may be applied to a general LSI having a Schmitt input circuit.
- the integrated circuit of the present invention is fabricated in a manner that plural Schmitt input circuits can be tested in parallel and in a state that the internal logic circuit is bypassed, therefore, it is possible to evaluate each Schmitt input circuit at a high speed and accurately.
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Tests Of Electronic Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Logic Circuits (AREA)
Description
- The present invention relates to an integrated circuit, more particularly, to an integrated circuit having Schmitt input circuits.
- As known, when an input signal which varies slowly (e.g. µsec order) is inputted into an integrated circuit having an signal threshold type input circuit, a phenomenon (hazard) which a signal inputted into an internal logic circuit become abnormal temporally occurs. Thus, most of integrated circuits are provided with Schmitt input circuits in order to prevent hazard.
- When an integrated circuit having Schmitt input circuits is fabricated, it is necessary to test whether hysteresis width, namely, threshold voltages at a H (high) side/a L (low) side of each Schmitt input circuit are predetermined values or not. Conventionally, the test, which is so-called functional test, is performed by operating the internal logic circuit. Concretely, when the H side threshold voltage (VTH) of a Schmitt input circuit is measured, the functional test is repeated while the level of the signal inputted to the Schmitt input circuit is increased by a predetermined amount (e.g. 0.1V) from the GND level. Then, it is determined whether the signal inputted into the Schmitt circuit is recognized as "H" or as "L" every functional test based on the result, and the input signal level at a time which the recognized result changes from "L" to "H" is defined as the VTH. When the L side threshold voltage (VTL) is also measured, the functional test is repeated while the level of the signal inputted to the Schmitt input circuit is lowered.
- As above described, in the conventional integrated circuit, the repeated functional test is required to test the Schmitt input circuit, therefore, there is a problem that it takes a long time to test the Schmitt input circuit. Particularly, in a large standardized LSI such as a micro processor or a micro controller, the "functional test" is just complex and takes a long time, therefore, it takes a very long time to complete the test of all Schmitt input circuits mounted on such a LSI.
- Moreover, the above described test of the Schmitt input circuit is performed with a LSI tester and the like, therefore, there is another problem that the measurement accuracy of the threshold voltage lowers influenced by power noises in that test environment (e.g. tests with a test board and a test socket). Particularly, in a micro controller or the like having a original oscillated frequency about 10-30 MHz, GND and VDD noises about 0.1-0.3 V occur. Thus, though the VTH and the VTL of the Schmitt input circuit are measured under such an environment, accurate values can not be obtained. Usually, a value larger than a real value is measured as the VTH, and a value smaller than a real value is measured as the VTL. To reduce these measuring errors, the noise occurrence amount is decreased by lowering the original oscillated frequency while threshold voltages are measured, however, the functional test requires a longer time when the original oscillated frequency is lowered.
- In Patent Abstracts of Japan JP 61223671, a Schmitt trigger input buffer circuit is disclosed to test accurately and easily whether operation is normal or not by controlling gates different in threshold in accordance with setting of the test mode to perform a test corresponding to the selected mode. The Schmitt trigger input buffer circuit employs a first and a second test mode. In the first test mode high and low level signals are input to test mode setting pins, respectively, a NAND gate to which the output from another NAND gate to a buffer is fed back and the output of one of the pins passing an inverter is supplied is always turned off. In the second test mode a low and a high level signal are input to said pins respectively, the transfer operation is performed in the threshold voltage of the first NAND gate, and it is tested accurately and easily whether a Schmitt trigger input buffer circuit having a hysteresis characteristic is normal or not by two kinds of threshold voltage.
- As above described, the conventional integrated circuit has problems that it takes a long time to test the Schmitt input circuit and the accuracy of the test result is not good, and the cost increases caused by those problems.
- Accordingly, it is an object of the present invention to provide an integrated circuit in which it is possible to test Schmitt input circuits in a short time and to obtain high accurate test results.
- In accordance with an aspect of the present invention, there is provided an integrated circuit as defined in
claim 1. - A first integrated circuit according to an aspect related to the invention comprises (a) an internal logic circuit, (b) plural input ports for inputting signals to be supplied to the internal logic circuit, (c) plural Schmitt input circuits for outputting signals corresponding to the signals inputted from the plural input ports, respectively, (d) plural output ports outputting signals from the internal logic circuit, and (e) plural switch circuits each connected to the internal logic circuit and to one of the plural Schmitt input circuits and to one of the plural output ports that is selected so as to reduce wiring amount by taking a positional relation between the connected Schmitt input circuit and the plural outputs ports into consideration, and feeding signal from the connected Schmitt circuit to the internal logic circuit or the connected output port.
- That is, the first integrated circuit is provided with a switch circuit which can supply the output of the Schmitt input circuit to the output port so as to bypass the internal logic circuit every Schmitt input circuit. The input port to which each switch circuit outputs a signal is determined so as to reduce a wiring amount by taking a positional relation to the corresponding Schmitt input circuit into consideration and so as not to repeat. Thus, each switch in the first integrated circuit is made function, the plural Schmitt input circuits are connected to different output terminal one another.
- As the result, in the first integrated circuit, the Schmitt input circuits can be tested without a functional test in parallel, therefore, it takes only a very short time to complete the test of the Schmitt input circuits. Further, during the test, since the internal logic circuit is bypassed, the power current reduces, therefore, the power noise reduces. Thus, it becomes also possible to measure the threshold voltage accurately under no noise influence.
- A second integrated circuit according to an aspect related to the invention comprises (a) an internal logic circuit, (b) plural input-output ports for inputting signals to be supplied to the internal logic circuit and for outputting signals from the internal logic circuit, (c) plural Schmitt input circuits outputting signals corresponding to the signals inputted from the plural input-output ports, respectively, (d) plural tristate circuits feeding signals from the internal logic circuit to the plural input-output ports, respectively, (e) a control circuit taking on-off control of the plural tristate circuits, and (f) plural switch circuits each connected to the internal logic circuit and to one of the plural Schmitt input circuits and to one of the plural tristate circuits that is selected so as to reduce wiring amount by taking a positional relation between the connected Schmitt input circuit and the plural tristate circuits into consideration, and feeding signal from the connected Schmitt circuit to the internal logic circuit or the connected tristate circuit.
- That is, the second integrated circuit is provided with a switch circuit which can supply the output of the Schmitt input circuit connected with the input-output port to another input-output port so as to bypass the internal logic circuit through the tristate circuit every Schmitt input circuit. The tristate circuit to which each switch circuit outputs a signal is determined so as to reduce a wiring amount by taking a positional relation to the corresponding Schmitt input circuit into consideration and so as not to repeat. Thus, each switch in the second integrated circuit is made function, the plural Schmitt circuits are connected to different input-output terminals one another through the tristate circuits.
- Further, the integrated circuit is provided with the control circuit controlling ON and OFF in the tristate circuit. The control circuit controls to make the tristate circuit connected to the same input-output port as a Schmitt input circuit to be tested in an OFF state, and to make the tristate circuit which the output of the Schmitt input circuit is inputted in an ON state. Further, the switch circuit is made function, whereby a half of Schmitt input circuits provided in the integrated circuit can be tested. The remaining Schmitt input circuits can be also tested by changing ON-OFF states in each tristate circuit.
- As the result, in the second integrated circuit, the plural input-output ports provided with the Schmitt input circuits can be tested half-and-half, therefore, it takes only a very short time to complete the test of the Schmitt input circuits. Further, during the test, since the internal logic circuit is bypassed, the power current reduces, therefore, the power noise reduces. Thus, it becomes also possible to measure the threshold voltage accurately under no noise influence. Moreover, input-output ports related circuits which are usually arranged to be adjacent in the integrated circuit are merely connected through switch circuits one another, therefore, there is no layout problem such as a wiring area expands.
- In fabricating the second integrated circuit, it is desirable that the plural switch circuits and the plural tristate circuits are connected so as to be able to test the plural Schmitt input circuits without changing pairs of input-output ports used for testing the plural Schmitt input circuits. That is, it is desirable that a connection between the respective circuits (selection of circuits to be connected) is performed so as to made a wiring for the test close per two input-output ports.
- The second integrated circuit further may comprise (g) an input port for inputting a signal to be supplied to the internal logic circuit, (h) a second Schmitt input circuit outputting a signal corresponding to the signal from the input port, (i) a logic operational circuit inserted between a tristate circuit, which is selected so as to reduce wiring amount from the plural tristate circuit, and corresponding switch circuit, and outputting a logic operational result of signals inputted from the connected switch circuit and a signal input terminal to the connected tristate circuit, and (j) a second switch circuit feeding the signal from the second Schmitt input circuit to the signal input terminal of the logical operational circuit or the internal logic circuit.
- That is, when an integrated circuit with an input port used only for the signal input and plural input-output ports is fabricated, it is desirable to add switch circuits and a logic operational circuit (such as an AND circuit and an OR circuit) in order to use an input-output port also as a port which the output signal of the second Schmitt circuit connected to the second Schmitt circuit is outputted.
- Other objects and advantages of the present invention will become apparent during the following discussion conjunction with the accompanying drawings, in which:
- FIG. 1 is a circuit diagram illustrating an outline of an integrated circuit according to the first embodiment of the present invention;
- FIG. 2 is a circuit diagram of a switch used in the integrated circuit according to the first embodiment;
- FIG. 3 is a view illustrating a correspondence relation between a test signal waveform and an output waveform to explain a characteristic evaluation procedure for a Schmitt inverter in the integrated circuit according to the first embodiment;
- FIG. 4 is a view illustrating a correspondence relation between a test signal waveform and an output waveform to explain a characteristic evaluation procedure for a Schmitt inverter in the integrated circuit according to the first embodiment;
- FIG. 5 is a circuit diagram illustrating an outline of an integrated circuit according to the second embodiment of the present invention; and,
- FIG. 6 is a circuit diagram of a switch used in the integrated circuit of each embodiment.
-
- Preferred embodiments of the present invention will now be described with reference to the accompanying drawings.
- An integrated circuit in the first embodiment is that circuits for testing Schmitt inverters are added to a micro controller LSI having even-numbered input-output ports connected to Schmitt inverters.
- FIG. 1 shows an outline of an integrated circuit according to the first embodiment. As shown in FIG. 1, an input-output port P00 provided in an
integrated circuit 10 is connected with an input terminal of a Schmittinverter 11 and an output terminal of atristate circuit 12. An input-output port P01 is also connected with a Schmittinverter 13 and atristate circuit 14 in the same way. - The output terminals of the Schmitt
inverters switches tristate circuits switches tristate circuits - Each switch 15-18 is a circuit having a control signal input terminal, a common terminal, a first terminal and a second terminal, and connects the common terminal to one of the first terminal and the second terminal in accordance with the level of the control signal inputted into the control signal input terminal. The first terminal is connected with the common terminal when no "H" level control signal "cont" is inputted (usual operation). The first terminals of the switches 15-18 are connected with nodes A0, B0, A1, B1 of the internal logic circuit, respectively. The second terminal of the switch 15 (connected to the common terminal when a "H" level control signal cont) is connected with the second terminal of the
switch 18, and the second terminal of theswitch 17 is connected with the second terminal of theswitch 16. - As shown in FIG. 1, the integrated circuit of the first embodiment is structured by arranging these circuits every adjacent two input-output ports.
- Now, an explanation is given of a structure of a switch used in a post-stage for the Schmitt inverter in the integrated circuit of the first embodiment with reference to FIG. 2. Each of the
switches circuits inverter 33. Acommon terminal 41 connected to the Schmitt inverter is connected with input terminals of the two input ANDcircuits signal input terminal 44 is connected with another input terminal of the two input ANDcircuits circuit 31 is connected to afirst terminal 42 connected to the internal logic circuit. Further, a signal from the controlsignal input terminal 44 is inputted into another input terminal of the two input ANDcircuit 32 through theinverter 33. The output of the two input ANDcircuit 32 is supplied to another switch via asecond terminal 43. - A switch connected to each tristate circuit is structured similarly, therefore, no explanation thereof is given.
- Next, an explanation will be given of the operation in the integrated circuit (test procedure of Schmitt inverter) according to the first embodiment.
- When no "H" level control signal "cont" is inputted, in each switch, the common terminal and the first terminal are connected. Thus, in this case, the integrated circuit operates usually without transferring signals between switches.
- During the test of the Schmitt inverter, the tristate circuit which is connected with the same input-output port as the Schmitt inverter to be tested is made into a OFF state (inhibit state), and the tristate circuit connected with the other input-output port to be a pair with the one input-output port is made into a ON state.
- For example, when the Schmitt inverter connected to the even-numbered input-output port (such as P00, P02) is tested, each tristate circuit connected to the even-numbered input-output port is made in an OFF state, and each tristate circuit connected to the odd-numbered input-output port is made in an active state. Then, the control signal "cont" is supplied to each switch so as to connect the common terminals with the second terminals in all switches.
- When each part is controlled to be in this state, the signal from the
Schmitt inverter 11 is outputted to the input-output port P01 through theswitch 15, theswitch 18 and thetristate circuit 14. Similarly, the same level signal as that from the Schmitt inverter connected with another even-numbered input-output port is outputted from the adjacent input-output port to be a pair with that even-numbered input-output port. - Thus, only while a test signal waveform of which the signal level varies step by step is inputted into the even-numbered input-output port, the signal level outputted from the odd-numbered input-output port is measured, whereby it becomes possible to measure a threshold voltage of the Schmitt inverter connected to the even-numbered input-output port.
- For example, when it is certain that the threshold voltage VTH at the H side of each Schmitt inverter is over the 1/2 VDD and the threshold voltage VTL at the L side is under the 1/2 VDD, a signal outputted from each odd-numbered input-output port, such as a signal which varies with time like the
signal waveform 51 is measured individually while atest signal waveform 50 shown in FIG. 3 is supplied to all even-numbered input-output ports, whereby the threshold voltage of each Schmitt inverter can be measured. - That is, first, an input voltage of the GND level is applied to each even-numbered input-output port, and then the input voltage is increased to the 1/2 VDD level. In this while, the "L" level signal is outputted from each odd-numbered input-output port. Thereafter, the signal level outputted from each odd-numbered input-output port is monitored while the input voltage is increased by a predetermined voltage step (such as 0.1V). Then, when there is an input-output port which a signal level is inverted ("H" level signal is outputted), the input voltage at that time is specified. The specified input voltage is set as a threshold VTH at the "H" side of the Schmitt inverter connected to a even-numbered input-output port to be a pair with that input-output port.
- Thereafter, when signals from all odd-numbered input-output port reach the "H" level, namely, when all thresholds VTH of Schmitt inverters connected to even-numbered input-output port are measured completely, an input voltage to each even-numbered input-output port is decreased to the 1/2 VDD, and then the signal level from each odd-numbered input-output port of is monitored while the input voltage is decreased by a determined voltage step. Then, when there is an input-output port which a signal level is inverted ("L" level signal is outputted), the input voltage at that time is specified. The specified input voltage is set as a threshold VTL at the "L" side of the Schmitt inverter connected to a even-numbered input-output port to be a pair with that input-output port.
- All thresholds VTL of Schmitt inverters connected to even-numbered input-output port are measured completely, and then a state of each tristate circuit is changed in order to test remaining Schmitt inverters. That is, each tristate circuit connected to an odd-numbered input-output port is made in an OFF state, and each tristate circuit connected to an odd-numbered input-output port is made in an active state. Then, a test signal waveform is inputted into each odd-numbered input-output port, and the signal level from each even-numbered input-output port is monitored, whereby threshold voltages VTH, VTL of the Schmitt inverter connected to each odd-numbered input-output port are measured.
- Additionally, a test signal waveform is not limited to that shown in FIG. 3. For example, as shown in FIG. 4, a test signal waveform of which a level varies step by step from the GND level may be used. Further, it is unnecessary to input the same test signal waveform into all input-output ports used as input ports. For example, it is apparent that a test signal waveform to be inputted may be varied according whether a Schmitt inverter to be an object is TTL level Schmitt or CMOS level Schmitt.
- As above described, according to the integrated circuit in the first embodiment, plural Schmitt inverters in the integrated circuit can be tested in parallel without a functional test. Thus, it takes only a very short time to complete tests for Schmitt inverters. Further, a Schmitt inverter and a tristate circuit connected to adjacent input-output ports, namely, circuits which are originally arranged close to each other are merely connected by switches, therefore, there is no layout problem such as a wiring ares expands.
- Moreover, during the test, the internal logic circuit is completely bypassed, therefore, the power current reduces compared with a case that the threshold is measured by the functional test. Further, power noises reduce, therefore, it becomes possible to measure the threshold voltage under no noise influence accurately.
- Next, an explanation will be given of a structure of the integrated circuit in the second embodiment with reference to FIG. 5. As shown in FIG. 5, a
integrated circuit 102 in the second embodiment is provided with an input port IN0 only for input in addition to the input-output ports P01, P02. The input port IN0 is connected with aSchmitt inverter 19, and the output of theSchmitt inverter 19 is inputted into a common terminal of aswitch 20. A first terminal of theswitch 20 is connected to a node A2 in the internal logic circuit. - The input-output ports P01, P02 are connected to circuits of almost similar structures. In addition, a two input AND
circuit 25 is arranged between the second terminal of theswitch 16 and the second terminal of theswitch 17, and a logical product (operated result of two input AND circuit 25) of a signal from the second terminal of theswitch 19 and a signal from the second terminal of theswitch 17 is inputted thereto. - In this integrated circuit, each Schmitt inverter is tested in accordance with a procedure mentioned hereinafter.
- The
Schmitt inverter 11 in no relation to the two input ANDcircuit 25 is tested in accordance with the same procedure for the integrated circuit in the first embodiment. When Schmitt inverters 13, 19 relative to the two input ANDcircuit 25 are tested, one input of the two input ANDcircuit 25 is kept to "H" by supplying a "L" level signal to the input port IN0 and so on. Then, theSchmitt inverter 13 is tested by varying the input voltage to the input-output port P01. Thereafter, theSchmitt inverter 19 is tested by varying the input voltage to the input-output port P00 while a "L" level signal is supplied. - Additionally, when the Schmitt inverters 13, 19 are designed to have the same threshold voltage level, the input voltage at that the signal level from the input-output port P00 is inverted may be set as a threshold voltage of the Schmitt inverters 13, 19 by supplying the same test signal waveform both.
- The integrated circuit explained in the first and second embodiments is provided with Schmitt inverters and inverting tristate circuits, however, the circuit structure explained in each embodiment can be also applied to an integrated circuit with a Schmitt buffer but Schmitt inverters. The circuit structure can be also applied to an integrated circuit with a non-inverting tristate circuit. Incidentally, it is necessary to pay attention to that there is a case in that an output waveform for an input of a test signal waveform varies (logic inverts) in accordance with the application method of the circuit structure explained in each embodiment.
- Moreover, in the integrated circuit of the second embodiment, a two input AND circuit is used, however, a two input OR circuit may be also used instead of it. When a two input OR circuit is used, a "H" level signal is inputted into one port, whereby a Schmitt inverter connected to another port is tested. Additionally, when an integrated circuit having odd-numbered input-output ports but an input port is fabricated, a circuit corresponding to a two input AND circuit may be used. That is, in this case, an integrated circuit corresponding to the second embodiment can be fabricated by using one input-output port as an input port.
- Further, as shown in FIG. 6, a switch including analog switches (transfer gates) 34, 35 and an
inverter 33 may be used instead of the switch shown in FIG. 2. - The integrated circuit in each embodiment is the so-called micro controller LSI, however, it is apparent that the present invention may be applied to a general LSI having a Schmitt input circuit.
- As explained in detail, the integrated circuit of the present invention is fabricated in a manner that plural Schmitt input circuits can be tested in parallel and in a state that the internal logic circuit is bypassed, therefore, it is possible to evaluate each Schmitt input circuit at a high speed and accurately.
Claims (7)
- An integrated circuit comprising:an internal logic circuit;a plurality of input ports (P00-P03) inputting input signals to be supplied to the internal logic circuit;a plurality of input circuits (11, 13) receiving the input signals and outputting signals corresponding to the input signals, respectively; anda plurality of input ports (P00-P03) outputting output signals from the intemal logic circuit, characterized in thatthe input circuits are Schmitt circuits (11, 13); andthe integrated circuit further comprises a plurality of switch circuits (15-18) each connected between the internal logic circuit and a corresponding one of the Schmitt circuits (11, 13) and a corresponding one of the output ports (P00-P03) and selectively feeding the input signal from the Schmitt circuits (11, 13) to the internal logic circuit or to the corresponding output ports (P00-P03).
- An integrated circuit according to claim 1, further comprising a plurality of output circuits (12, 14) connected to the output ports (P00-P03), respectively.
- An integrated circuit according to claim 2, wherein the output circuits are tristate circuits (12, 14).
- An integrated circuit according to claim 3, wherein the switch circuits (15-18) and the tristate circuits (12, 14) are connected so as to be able to test the Schmitt circuits (11, 13) without changing pairs of the input ports (P00-P03) and the output ports (P00-P03).
- An integrated circuit according to claim 1, wherein the input ports and the output ports are commonly provided as input-output ports (P00-P03).
- An integrated circuit according to claim 1, further comprising:an individual input port (IN0) for inputting an individual input signal to the internal logic circuit;an individual Schmitt input circuit (19) receiving the individual input signal and outputting a signal corresponding to the individual input signal;an individual switch circuit (20) receiving the output signal from the individual Schmitt input circuit (19); anda logic operational circuit (20) connected to the individual switch circuit (20) and the switch circuits (16, 17), the logic operational circuit (25) outputting a logic operational result signal inputted from the individual switch circuit (20) and one of the switch circuits (17).
- An integrated circuit according to claim 1, wherein each of the output ports (P00, P01) is connected to a corresponding one of the Schmitt circuits (11, 13) through the switch circuits (15, 17), so as to reduce writing by a positional relationship between the Schmitt circuits (11, 13) and the output ports (P00, P01).
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP26283696 | 1996-10-03 | ||
JP26283696A JP3527814B2 (en) | 1996-10-03 | 1996-10-03 | Integrated circuit |
JP262836/96 | 1996-10-03 |
Publications (3)
Publication Number | Publication Date |
---|---|
EP0838689A2 EP0838689A2 (en) | 1998-04-29 |
EP0838689A3 EP0838689A3 (en) | 1998-09-09 |
EP0838689B1 true EP0838689B1 (en) | 2004-10-06 |
Family
ID=17381299
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP97111061A Expired - Lifetime EP0838689B1 (en) | 1996-10-03 | 1997-07-02 | Test of circuits with Schmitt inputs |
Country Status (7)
Country | Link |
---|---|
US (1) | US5936448A (en) |
EP (1) | EP0838689B1 (en) |
JP (1) | JP3527814B2 (en) |
KR (1) | KR100413636B1 (en) |
CN (1) | CN1182881A (en) |
DE (1) | DE69731053T2 (en) |
TW (1) | TW344030B (en) |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2777717B1 (en) * | 1998-04-17 | 2002-12-06 | Sextant Avionique | CIRCUIT FOR THE ACQUISITION OF BINARY ANALOG SIGNALS |
JP4686124B2 (en) * | 2002-12-06 | 2011-05-18 | 三星電子株式会社 | Method for testing device configuration and semiconductor device |
KR100510502B1 (en) | 2002-12-06 | 2005-08-26 | 삼성전자주식회사 | Semiconductor device and method for testing the semiconductor device |
US7475320B2 (en) * | 2003-08-19 | 2009-01-06 | International Business Machines Corporation | Frequency modification techniques that adjust an operating frequency to compensate for aging electronic components |
JP2006322732A (en) * | 2005-05-17 | 2006-11-30 | Oki Electric Ind Co Ltd | Semiconductor integrated circuit |
KR20090111324A (en) * | 2007-03-29 | 2009-10-26 | 가부시키가이샤 어드밴티스트 | Testing apparatus and electronic device |
US8237443B2 (en) * | 2007-11-16 | 2012-08-07 | Baker Hughes Incorporated | Position sensor for a downhole completion device |
US8274303B2 (en) * | 2010-08-30 | 2012-09-25 | Freescale Semiconductor, Inc. | Schmitt trigger with test circuit and method for testing |
US8344779B2 (en) | 2010-08-30 | 2013-01-01 | Freescale Semiconductor, Inc. | Comparator circuit with hysteresis, test circuit, and method for testing |
US8836366B2 (en) * | 2011-10-07 | 2014-09-16 | Apple Inc. | Method for testing integrated circuits with hysteresis |
US9500700B1 (en) * | 2013-11-15 | 2016-11-22 | Xilinx, Inc. | Circuits for and methods of testing the operation of an input/output port |
CN109727447B (en) * | 2016-06-15 | 2021-09-07 | 湖南工业大学 | Locomotive speed detection signal filtering method |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57182660A (en) * | 1981-05-08 | 1982-11-10 | Fuji Xerox Co Ltd | Inputting circuit |
JPS58169069A (en) * | 1982-03-31 | 1983-10-05 | Fujitsu Ltd | Tester for hysteresis input circuit |
JPS61223671A (en) * | 1985-03-29 | 1986-10-04 | Toshiba Corp | Schmitt trigger input buffer circuit |
US5479607A (en) * | 1985-08-22 | 1995-12-26 | Canon Kabushiki Kaisha | Video data processing system |
-
1996
- 1996-10-03 JP JP26283696A patent/JP3527814B2/en not_active Expired - Fee Related
-
1997
- 1997-05-15 TW TW086106455A patent/TW344030B/en not_active IP Right Cessation
- 1997-05-28 US US08/864,672 patent/US5936448A/en not_active Expired - Lifetime
- 1997-07-02 DE DE69731053T patent/DE69731053T2/en not_active Expired - Fee Related
- 1997-07-02 EP EP97111061A patent/EP0838689B1/en not_active Expired - Lifetime
- 1997-08-21 KR KR1019970039957A patent/KR100413636B1/en not_active IP Right Cessation
- 1997-09-30 CN CN97119803A patent/CN1182881A/en active Pending
Also Published As
Publication number | Publication date |
---|---|
DE69731053D1 (en) | 2004-11-11 |
JP3527814B2 (en) | 2004-05-17 |
EP0838689A2 (en) | 1998-04-29 |
JPH10111343A (en) | 1998-04-28 |
KR19980032300A (en) | 1998-07-25 |
US5936448A (en) | 1999-08-10 |
CN1182881A (en) | 1998-05-27 |
DE69731053T2 (en) | 2005-10-20 |
KR100413636B1 (en) | 2004-04-03 |
TW344030B (en) | 1998-11-01 |
EP0838689A3 (en) | 1998-09-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3611603B2 (en) | Circuit board test method | |
JP3983318B2 (en) | Integrated circuit including low overhead input and output boundary scan cells | |
EP0364925A1 (en) | Semiconductor integrated circuit having i/o terminals allowing independent connection test | |
EP0838689B1 (en) | Test of circuits with Schmitt inputs | |
US7317324B2 (en) | Semiconductor integrated circuit testing device and method | |
KR100485462B1 (en) | Method for inspecting an integrated circuit | |
US5043655A (en) | Current sensing buffer for digital signal line testing | |
EP0317578A4 (en) | Tri-state circuit tester. | |
JP2861973B2 (en) | Test circuits for semiconductor integrated logic circuits | |
US5343479A (en) | Semiconductor integrated circuit having therein circuit for detecting abnormality of logical levels outputted from input buffers | |
US5642364A (en) | Contactless testing of inputs and outputs of integrated circuits | |
US7284171B2 (en) | Integrated circuit device | |
JPH08507610A (en) | Device for testing connections with pulling resistance | |
US6064242A (en) | I/O pin electronics circuit having a pair of drivers | |
KR100906513B1 (en) | Electronic circuit and method for testing | |
JP3161357B2 (en) | Semiconductor integrated circuit device | |
JPH0949866A (en) | Integrated circuit | |
JPH0568103B2 (en) | ||
JP3395773B2 (en) | Semiconductor device | |
JP3586972B2 (en) | Semiconductor integrated circuit and test method therefor | |
JP2972515B2 (en) | I / O buffer test circuit | |
JPH0526981A (en) | Testing circuit for semiconductor integrated circuit | |
KR20060053978A (en) | Semiconductor integrated circuit | |
JP2001296334A (en) | Integrated circuit and failure detection method | |
JP4173229B2 (en) | IC test equipment |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): DE FR NL |
|
AX | Request for extension of the european patent |
Free format text: AL;LT;LV;RO;SI |
|
PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
AK | Designated contracting states |
Kind code of ref document: A3 Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE |
|
AX | Request for extension of the european patent |
Free format text: AL;LT;LV;RO;SI |
|
17P | Request for examination filed |
Effective date: 19981120 |
|
AKX | Designation fees paid |
Free format text: DE FR NL |
|
RBV | Designated contracting states (corrected) |
Designated state(s): DE FR NL |
|
17Q | First examination report despatched |
Effective date: 20031104 |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: 7G 06F 11/267 A |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE FR NL |
|
REF | Corresponds to: |
Ref document number: 69731053 Country of ref document: DE Date of ref document: 20041111 Kind code of ref document: P |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
ET | Fr: translation filed | ||
26N | No opposition filed |
Effective date: 20050707 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20060629 Year of fee payment: 10 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: NL Payment date: 20060716 Year of fee payment: 10 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20060719 Year of fee payment: 10 |
|
NLV4 | Nl: lapsed or anulled due to non-payment of the annual fee |
Effective date: 20080201 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: NL Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20080201 Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20080201 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST Effective date: 20080331 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20070731 |