EP0824783A1

EP0824783A1 - Balanced double-folded cascode operational amplifier

Info

Publication number: EP0824783A1
Application number: EP95931042A
Authority: EP
Inventors: James R. Butler
Original assignee: Analog Devices Inc
Current assignee: Analog Devices Inc
Priority date: 1995-05-12
Filing date: 1995-08-31
Publication date: 1998-02-25
Anticipated expiration: 2015-08-31
Also published as: WO1996036108A1; JPH11505091A; JP3527510B2; US5523718A; EP0824783A4; EP0824783B1; DE69529094D1; DE69529094T2; AU3462895A

Abstract

A double-folded cascode operational amplifier capable of operating with rail-to-rail common mode inputs includes two differential transistor pairs (Q1, Q2, Q6, Q7) of opposite conductivity, with an associated current source and input resistor pair for each pair of input transistors. Its gain stage (6) includes two interconnected pairs of folded cascode gain transistors (Q3, Q4, Q12, Q13) that are connected to the two pairs of input resistors so that a change in the differential input signal produces a corresponding change in the gain stage output via the resistors. An output stage (8) includes transistor-resistor circuitry to bias a pair of output transistors (Q20, Q21) in opposite directions and produce a net amplifier output at their junction. The gain transistor voltages are balanced by a voltage shifting circuit to inhibit input voltage offsets.

Description

BALANCED DOUBLE-FOLDED CASCODE OPERATIONAL AMPLIFIER

RELATED APPLICATION

This application is a continuation-in-part of Serial No. 08/285,066, filed August 3, 1994 by the present inven¬ tor for Double-Folded Cascode Operational Amplifier.

BACKGROUND OF THE INVENTION Field of the Invention

This invention relates to operational amplifiers (op amps) and more particularly to double-folded cascode op amps.

Description of the Related Art

Folded-cascode operational amplifiers have an improved common mode rejection ratio (CMRR) and common mode voltage range (C VR) compared to more conventional operational am¬ plifiers. A folded-cascode design is described in Patent No. 4,687,984 by the present inventor, "JFET Active Load Input Stage". The described circuit is also less likely to go into saturation or cut-off states during high slew rates.

A basic design for the input and gain stages of a folded-cascode operational amplifier is shown in FIG. 1. A pair of differentially connected transistors Ql and Q2, which can be either bipolar or junction field effect tran- sistors (JFETs) , have their current circuits connected to¬ gether on one side to divide the output of a current source Is. As used herein, a transistor's "current circuit" re- fers to the collector-emitter circuit of a bipolar transis¬ tor, or the source-drain circuit of an FET; a transistor's "control circuit" refers to the base of a bipolar device, or the gate of an FET. Input terminals Tl and T2, connected respectively to the control circuits for Ql and Q2, receive a differential input signal. Ql and Q2 divide the current from Is in mu¬ tual opposition, with the amount of current for each tran¬ sistor varying in accordance with the relative input volt- age signals applied to their control circuits from the in¬ put terminals Tl, T2.

The input current source Is operates from a positive voltage supply bus Vcc, while the collectors of the illus¬ trative pnp input transistors Ql and Q2 are connected to a relatively negative voltage supply bus (generally ground potential) through respective input resistors Rl and R2.

A gain stage for the amplifier includes first and sec¬ ond active load npn bipolar gain transistors Q3 and Q4, whose emitters are connected to the collectors of input transistors Ql and Q2, respectively. The bases of Q3 and Q4 are connected together for common biasing. The transis¬ tors Q3 and Q4 are supplied with current from current sources II and 12, which can be implemented for example by pnp bipolar transistors. A bias circuit for Q3 and Q4 con- sists of (1) another npn bipolar transistor Q5 that has its emitter connected to the bases of Q3 and Q4, its base con¬ nected to the collector of Q3 and its collector connected to Vcc, and (2) a current source 13 that draws current from the common base junction of Q3/Q4 to the ground bus. A gain stage output 2 is taken from the collector of the gain transistor Q4.

The operation of this prior circuit can be explained by assuming that the input voltage at terminal T2 goes up in relation to the voltage at Tl. This causes the current through Ql to increase and the current through Q2 to drop. The increased current through Ql produces a larger voltage drop across Rl, and thus a higher voltage at the bases of Q3 and Q4 (through the emitter follower action of Q3) . The higher voltage at the base of Q4 causes the current through that transistor to also go up. In addition, the reduced current through the second input transistor Q2 tends to reduce the voltage across R2. To counteract this effect and keep the voltage across R2 equal to that across Rl (be¬ cause of the emitter follower action of Q3 and Q4) , the current through Q4 increases. The net effect is that, to the first order, there is an increase in current through Q4 equal to twice the absolute magnitude of the current change through either Ql or Q2. Since current source 12 supplies a constant current level to the gain stage output, any change in the current through Q4 is reflected as an equal absolute change in the output current 2. During this time the base-emitter connection of Q5 across the collector-base terminals of Q3 holds the current level through Q3 constant (to the first order) at the II level. The circuit of FIG. 1 has a limited common mode input range that extends from the low voltage supply line (typi¬ cally ground) to two base-emitter voltage drops (about 1.4 volts) below Vcc. This was satisfactory for past applica¬ tions in which positive and negative 15 volt supplies ("rails") were typical. However, amplifiers are presently being designed to work with +5 volt and ground rails, and even +3 volt and ground rails. A primary reason for the steady reduction in power supply levels is the need for lower power dissipation in battery powered electronic de- vices, such as lap-top computers and cellular telephones. The reduction of over 1 volt from a full rail-to-rail com¬ mon mode input range is a significant and undesirable loss with these low voltage circuits.

A double-folded cascode operational amplifier has been developed that provides a rail-to-rail input capability. One pair of transistors in the gain stage handles inputs down to the lower rail or below, while another pair of gain stage transistors accommodates input signals up to the up¬ per rail or above. See Goodenough, "Circuit Lets IC OP AMP Handle ± 0.9-V Rail-To-Rail Signals", Electronic Design, October 1, 1992, page 31; Vyne et al. , "A Quad Low Voltage Rail-to-Rail Operational Amplifier", IEEE 1992 Bipolar Cir¬ cuits and Technology Meeting, pages 242-245. While this circuit has a greater operating range than more convention- al folded cascode op amps, the circuitry is quite complex and requires a relatively large number of transistors, which occupy an undesirably large total area and add to the circuit's cost.

It is also important to inhibit input signal voltage offsets, particularly for applications with low voltage supply limits.

SUMMARY OF THE INVENTION

The present invention seeks to provide an op amp with a rail-to-rail input range, but with an efficient circuit design that occupies a relatively small area and requires relatively few transistors, and exhibits a low input volt¬ age offset.

These goals are achieved with a double-folded cascode op amp with an input stage that includes first and second differential transistor pairs of opposite conductivity that are supplied with respective differential currents. Two pairs of input resistors are connected between the transis¬ tors' current circuits and opposite voltage supply lines, while two interconnected pairs of folded cascode transis¬ tors in the gain stage provide a gain stage output. The gain stage transistors are connected to the two pairs of input resistors so that a change in the differential input signal produces a corresponding change in the gain stage output via these resistors. Current sources are provided for each input differential pair, with one current source disabled when the differential input signal approaches one voltage supply, and the other current source disabled when the input signal approaches the other voltage supply. The gain stage transistors are preferably two pairs of bipolar transistors of opposite conductivity, with the bas¬ es of each pair connected together and the collectors of one pair connected to the collectors of the other pair. A current equalization circuit holds the current through the first gain transistor of one pair equal to the current through the first gain transistor of the other pair. The gain transistors are connected to the input resistors so that the currents through the second transistors of each gain pair change in opposite directions in response to a change in the differential input signal; the gain stage output is taken from the collectors of the second gain pair.

An output stage driven by the gain stage includes a pair of output bipolar transistors that are connected so that the current through one output transistor increases and the current through the other output transistor drops in response to a change in the gain stage voltage output. One level shifting resistor is connected between the gain stage output and the base of one of the output transistors, while another level shifting resistor is connected between the gain stage output and a bias inversion circuit that biases the other output transistor to change its current flow in a direction opposite to the first output transis¬ tor. The amplifier's ultimate output is taken from the connection between the two output transistors, with the current through each output transistor dynamically changing to contribute to the output current.

The collectors of the gain transistors are balanced to inhibit input voltage offsets. The voltage balancing is preferably accomplished by referencing the collector of one gain transistor to one of the voltage rails through two base-emitter drops and one of the level shifting resistors, referencing the collector of its paired gain transistor to the same rail through two base-emitter drops and one of the input resistors, and establishing a current through the level shifting resistor so that it supports a voltage equal to the voltage across the input resistor.

These and other features and advantages of the inven¬ tion will be apparent to those skilled in the art from the following detailed description, taken together with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1, described above, is a schematic diagram of a prior folded cascode op amp; and

FIG. 2 is a schematic diagram of a double-folded cas¬ code op amp that uses the invention.

DETAILED DESCRIPTION OF THE INVENTION FIG. 2 is a schematic diagram of a preferred embodi¬ ment of the invention. Certain of its elements also appear in FIG. 1, and are identified by the same reference numer¬ als. The op amp can be conceptually divided into several different stages, as indicated by dashed lines. An input stage 4 receives a differential input voltage signal at input terminals Tl and T2, and provides a corresponding pair of differential signals to a gain stage 6. An output stage 8 receives an amplified signal from the gain stage, and converts it to an output signal at output node or ter- minal T3. A bias circuit 10 provides current source bias signals for the remainder of the circuitry.

The circuit employs two pairs of input differential transistors Ql, Q2 and Q6, Q7 of opposite conductivity. Ql, Q2 are illustrated as pnp bipolar transistors and Q6, Q7 as npn bipolar transistors, but the input devices could also be implemented with FETs. The input terminal Tl is connected to the bases of Ql and Q6, while the opposed in¬ put terminal T2 is connected to the bases of Q2 and Q7. Voltage limiting transistors QL1 and QL2 are diode-connect- ed to conduct in opposite directions between the bases of Ql, Q6 and the bases of Q2, Q7 to prevent the input differ¬ ential voltage from exceeding one base-emitter voltage drop (about 0.7 volts) in either direction and thereby protect the input transistors from damage. Input resistors Rl and R2 are connected respectively from the collectors of Ql and Q2 to the low voltage supply bus Vee, which can either be ground or a negative voltage. A second pair of input resistors R6 and R7 are connected respectively from the collectors of Q6 and Q7 to the high voltage supply line Vcc. A current source transistor Q8, shown as a pnp bipolar transistor, supplies a current which is divided between Ql and Q2, while a second current source transistor Q9, shown as an npn bipolar transistor, supplies an equal current for division by Q6 and Q7. Q8 operates off Vcc, while Q9 operates off Vee. The input transistors are matched so that the current division between Ql and Q2 equals that between Q6 and Q7, with the current through Ql approximately equalling that through Q7 and the current through Q2 are approximately equalling that through Q6 (except when the common mode input is near Vcc or Vee) .

In the gain stage 6, active load npn bipolar transis¬ tors Q3 and Q4 have their bases connected together for com¬ mon biasing and their emitters connected respectively to Rl and R2, as in the prior circuit of FIG. 1. A bias circuit for these transistors consists of (1) the transistor Q5 described previously, with a frequency compensation capaci¬ tor CC1 connected between its base and Vee, and (2) a cur¬ rent source resistor R5 that draws current from the common base junction of Q3/Q4 to Vee; a current source resistor is preferably used instead of a transistor to avoid transistor saturation under certain operating conditions. The collec¬ tor of Q4 is connected to the base of an npn gain transis¬ tor Q10, whose emitter is connected through a level shift¬ ing resistor RIO to the collector of another npn current source transistor Qll. The emitter of Q10 is limited at about a 1 diode voltage level above the base of Q5 by a diode-connected transistor Dl.

A second pair of pnp gain transistors Q12 and Q13 are connected respectively to R6 and R7 in a manner similar to the connections between Q3, Q4 and Rl, R2. The current circuits of Q3 and Q12 are in series, with their collectors connected together, as are the current circuits of Q4 and Q13. Q5 operates as an emitter follower, automatically adjusting the base voltage of Q3 so that the current through Q3 remains equal to the current through Q12 despite input signal variations. On the other hand, the currents through Q4 and Q13 are not held equal to each other, and in fact the current differential between these two transistors varies as the input voltage differential at T1-T2 changes. The result is a gain stage output current on line 12, which taps the collector connection of Q4 and Q13. Q3, Q4 on the one hand and Q12, Q13 on the other hand function as two folded cascode circuits, joined together at line 12 and the collector connection of Q3 and Q12. The collectors of Q5 and Q10 could be connected di¬ rectly to Vcc. However, they are preferably connected to Vcc through the collector-emitter circuits of npn transis¬ tors Q14 and Q15, respectively. The bases of Q14 and Q15 are connected respectively to R7 and R6 to establish a cur- rent compensation circuit whose ultimate effect is to sup¬ ply variations in the base current of gain transistor Q10 when the output load changes, thus relieving the differen¬ tial voltage signal at input terminals Tl, T2 from supply¬ ing this incremental base current. The net result is that relatively large swings in the output current can be accom- modated with little change in the input voltage differen¬ tial. By definition, this translate to a significant in¬ crease in the circuit's overall transconductance, with a corresponding increase in its degree of amplification. The manner in which this current compensation is achieved is described in detail in co-pending application Serial No. 08/084,004, filed June 29, 1993 by the present applicant and also assigned to Analog Devices, Inc.

The bias section 10 employs conventional techniques for establishing reference currents that are mirrored by the current sources in the other stages. The base of an npn bias transistor Q16 is referenced to Vee through the base-emitter leads of npn transistor Q18 to establish a reference current for a diode-connected transistor Q17 that is connected in series with Q16. The base and collector of Q17 are connected to the base of Q8 so that Q8 mirrors the current through Q17. Q18 also sets the base voltage for Qll and, through a resistor R9, for Q9. The current through Q18 is established by a bias circuit consisting of a resistor Rll that is connected in series with the source- drain circuit of a JFET J2 and the collector-emitter cir¬ cuit of an npn transistor Q18 between Vcc and Vee, and an¬ other npn transistor Q19 that has its base connected to the collector of Q18 and drain of J2, its emitter connected to the base of Q18, and its collector connected in common with the gate of J2 to Vcc.

The operation of the circuit as described thus far can be best understood by describing its response to a change in the differential input signal at terminals Tl and T2. Assume that the voltage at terminal T2 increases relative to the voltage at Tl. This produces an increase in the currents through Ql and Q7 relative to the currents through Q2 and Q6, respectively. The increased current through Q7 increases the voltage drop across R7, and thus reduces both the Q7 collector voltage and the Q13 emitter voltage. This causes a reduction in the Q13 current. To the first order, the increase in the Q7 current is approximately equal to the reduction in the Q13 current.

The fall in the Q6 current reduces the voltage drop across R6, thus increasing the emitter voltage of Q12 to increase the currents through Q12 and Q3. At the same time, the current through Ql goes up because of the rela¬ tive reduction in its base potential. The current increas¬ es through Ql and Q3 both contribute to an increase in the current through Rl, which in turn adds to the voltage drop across Rl and raises the emitter and base voltage of Q3 (and thus also the base voltage of Q4) through the emitter follower action of Q3. Raising the base voltage of Q4 in¬ creases the current through this transistor. In addition, the reduction in the current through Q2 reduces the voltage drop across R2, thus increasing the base-emitter voltage differential for Q4 to further increase the Q4 current. Thus, to the first order there is a double increase in the current through Q4, resulting from the current increase through Ql and the current reduction through Q2. There is thus an imbalance between the enlarged Q4 current and the reduced Q13 current. The voltage at the connected collec¬ tors of Q4 and Q13 adjusts to reflect this current imbal¬ ance, producing a single-ended gain stage voltage output, with a net current flowing on the gain stage output line 12.

If the common mode input voltage falls to Vee input transistors Q6 and Q7 along with their current source Q9 effectively shut down. However, transistors Ql and Q2 and their current source Q8 are still operational, allowing the amplifier to continue functioning although with a somewhat reduced bandwidth and gain. Conversely, when the common mode input increases to Vcc the input transistors Ql, Q2 and their current source Q8 shut down, while input transis- tors Q6, Q7 and their current source Q9 continue to operate and keep the amplifier functioning.

The design of the output stage 8 is also unique. The gain stage output line 12 is connected through a frequency compensating capacitor CC2 to the output terminal T3, with the current circuit of a pnp bipolar transistor Q20 con¬ nected between Vcc and T3, and the current circuit of an npn bipolar transistor Q21 connected between T3 and Vee. As described below, the currents through Q20 and Q21 change in opposite directions in response to a change in the gain stage output, producing a net output current at terminal T3.

The output transistor Q21 also plays a role in balanc¬ ing the voltages at the collectors of gain transistors Q3 and Q4 (and thus also the voltages at the collectors of gain transistors Q12 and Q13) . This is important because, if there is a voltage imbalance between the collectors of Q3 and Q4 with a stable input signal, Early voltage effects would generate an offset voltage (V_os) at the input termi¬ nals Tl and T2, which would also have a non-zero tempera- ture coefficient and make the circuit less temperature stable.

The voltage at the collector of Q3 is equal to the sum of the voltage across input resistor Rl, the base-emitter voltage drop of Q3, and the base-emitter voltage drop of Q5 (the base-emitter voltage drop for an npn transistor is about 0.7 volts) . Similarly, the voltage at the collector of Q4 is equal to the sum of two base-emitter voltage drops

(for Q21 and Q10) and the voltage across the level shifting resistor RIO. Qll is biased so that it draws a current through R10 that sets the voltage across R10 equal to the voltage across Rl, thus establishing the collector voltages of both Q3 and Q4 approximately equal as the sums of two base-emitter drops and equal resistor voltages. In a pre¬ ferred embodiment the current levels I (base currents are ignored and transistor emitter and collector currents are assumed to be equal) and resistor values which achieve this voltage balancing are:

IQ8 = IQ9 = 50 μA Rl = R2 = 3 kohms

IQ1 = IQ2 = 25 μA RIO = 4.5 kohms

IQ3 = IQ4 = 50 μA

IR1 = IQ1 + IQ3 = 75 μA

IR2 = IQ2 + IQ4 = 75 μA

IQ11 = IR10 = 50 μA

A current source transistor Q22 in the output stage is biased in common with Qll to produce a reference current for a current mirror that consists of a diode-connected transistor Q23 in series with resistor R23, and a mirroring transistor Q24 in series with resistor R24. To establish the reference current, Q22 is connected in series with Q23 and R23 between Vee and Vcc. The current in this series circuit is mirrored by Q24, which supplies its current to a pair of differentially connected npn transistors Q25 and Q26. The base of Q25 is connected to the gain stage output line 12 through a level shifting resistor R12 and a feed¬ forward capacitor CF1 that allows AC signals to bypass R10, while its collector receives current from Q24 and its emit¬ ter is connected to Vee through a resistor R25. The dif- ferential transistor Q26 is diode-connected and provides a reference current through a resistor R26 for a mirroring npn transistor Q27, the emitter of which is connected to the opposite side of R26 and through another resistor R27 to Vee. The current through Q27 provides a reference for another current mirror, consisting of diode-connected tran¬ sistor Q28 and resistor R28 in series between Q27 and Vcc, and the previously mentioned transistor Q20 which is con¬ nected to mirror the current through Q28. The transistors Q25-Q28 function as a bias inversion circuit that adjusts the bias for output transistor Q20 so that the current through Q20 changes in a direction opposite to the current change through output transistor Q21 in response to a change in the gain stage output. Remaining elements of the output stage include a second feed-forward capacitor CF2 that allows AC signals on the gain stage output line 12 to bypass transistors Q25 and Q26, an output frequency compen¬ sating capacitor C01 connected between T3 and the emitter of Q27, and another output frequency compensating capacitor C02 connected between T3 and the base of Q21. The operation of the output stage will now be ex¬ plained by describing its response to an increase in the gain stage output voltage on line 12. An increase in the line 12 voltage causes the base voltages of both transis¬ tors Q21 and Q25 to go up, which increases the current flows through these npn devices. The increase in current through Q25 draws current from constant current source Q2 away from Q26, causing the current through Q26 and its mir¬ rored current through Q27 to fall. This in turn reduces the currents through Q28 and its mirroring output transis- tor Q20. The increase in current through Q21 coupled with the reduction in current through Q20 produces a net change in the output current at T3. A similar change in output current accompanies a reduction in the voltage on gain stage output line 12, but in the opposite direction. The described circuit provides a rail-to-rail input capability as well as a rail-to-rail output range, but with considerably fewer active elements than the previously men¬ tioned double-folded cascode op amp. While a particular embodiment of the invention has been shown and described, numerous variations and alternate embodiments will occur to those skilled in the art.

For example, the circuit could be reconfigured to sub¬ stitute npn for pnp transistors and vice versa, without significantly effecting its operation. Accordingly, it is intended that the invention be limited only in terms of the appended claims,

Claims

I CLAIM :

1. An operational amplifier, comprising: high and low voltage supply lines (V_cc,V_ee) , an input stage (4) having at least one differen¬ tial input transistor pair connected to have their currents controlled by a differential input signal, a current source connected to supply a differential current from one of said voltage supply lines to said input transistors, and a pair of input resistors connected between said transistors and the other of said voltage supply lines, a cascode gain stage (6) having at least one pair of cascode gain transistors providing a gain stage voltage output and connected to said input transistor pairs so that a change in the differential input signal produces a corre¬ sponding change via said input resistors in said gain stage voltage output, an output node, an output stage (8) interconnecting said output node with said gain stage output, said output stage includ¬ ing transistor-resistor circuitry producing an output cur- rent at said output node that varies in response to changes in the gain stage voltage output, and a voltage balancing circuit (R1,Q3,Q5,R10,Q4,Q21) connected to balance the voltage levels of said at least one pair of gain transistors to inhibit an input signal voltage offset.

2. The amplifier of claim 1, said voltage balancing circuit comprising a level shifting circuit connected to shift the voltage level of one of the transistors in each of said at least one gain transistor pairs to the voltage level of the other transistors in said at least one gain transistor pairs.

3. The amplifier of claim 2, said output stage in- eluding a pair of output bipolar transistors (Q20,Q21) of opposite conductivities that have their emitters connected to respective ones of said voltage supply lines and their collectors connected together to said output node, and transistor-resistor bias circuitry connected to the bases of said output transistors to bias one of said output tran¬ sistors to increase its current flow and the other output transistor to reduce its current flow in response to a change in the gain stage voltage output, said level shift- ing circuit including a level shifting resistor (RIO) con¬ nected between the gain stage output and the base of one of said output transistors.

4. The amplifier of claim 1, wherein said input stage comprises: a first differential transistor pair (Q1,Q2) hav¬ ing a first conductivity, control electrodes connected to receive said differential input signal, and respective cur¬ rent circuits, a first current source (Q8) connected to supply a differential current from one of said voltage supply lines to the current circuits of said first differential pair transistors, a first pair of input resistors (R1,R2) connected between the current circuits of said first differential pair transistors and the other of said voltage supply lines, a second differential transistor pair (Q6,Q7) of opposite conductivity to said first differential pair, with control electrodes connected to receive said differential input signal, and respective current circuits, a second current source (Q9) connected to supply a differential current from said other voltage supply lines to the current circuits of said second differential pair transistors, and a second pair of input resistors (R6,R7) connect¬ ed between the current of said second differential pair transistors and said one voltage supply line, and said gain stage comprises: first and second interconnected pairs of folded cascode gain transistors providing said gain stage output and connected to said first and second pairs of in¬ put resistors so that a change in the differential input signal produces a corresponding change in said gain stage output via said input resistors.

5. The amplifier of claim 4, said voltage balancing circuit comprising a level shifting circuit connected to shift the voltage level of one of the transistors in each of said first and second gain transistor pairs to the volt- age level of the other transistors in said gain transistor pairs.

6. The amplifier of claim 5, wherein said first pair of gain transistors comprises first (Q12) and second (Q13) bipolar transistors of the same conductivity and having their bases connected together, said second pair of gain transistors comprises third (Q5) and fourth (Q10) bipolar transistors of opposite conductivity to said first pair of gain transistors and having their bases connected together, the collectors of said first and third gain transistors are connected together, the collectors of said second and fourth gain transistors are connected together, and said gain stage output is taken from the collectors of said sec¬ ond and fourth gain transistors, further comprising: a current equalization circuit connected to main¬ tain substantially equal current flows through said first and third gain transistors over a range of differential input signals, said current equalization circuit comprising a bipolar transistor (Q5) having its base connected to the collector of said first gain transistor circuit, its emit¬ ter connected to the base of said third gain transistor and its collector connected in circuit with said one voltage supply line, said level shifting circuit connected to balance the collector voltages of said second and fourth gain tran¬ sistors with the collector voltages of said first and third gain transistors.

7. The amplifier of claim 6, wherein the collector voltages of said first and third gain transistors are sub¬ stantially equal to the sum of the voltage across one of said first pair of input resistors, and the base-emitter voltages of said first gain transistor and said current equalization circuit bipolar transistor, and said level shifting circuit comprises an output bipolar transistor (Q21) that is connected to produce a base-emitter voltage, a level shifting resistor (RIO) connected to support a voltage that adds to said output transistor's base-emitter voltage, a current source (Qll) connected to drive a cur¬ rent through said level shifting resistor so that the volt¬ age across said level shifting resistor substantially equals the voltage across said one input resistor, and a level shifting bipolar transistor (Dl) having its base- emitter circuit connected between the collectors of said second and fourth gain transistors so that the collector voltages of said second and fourth gain transistors are substantially equal to the sum of the base-emitter voltages of said output and level shifting transistors and the volt¬ age across said level shifting resistor.