EP0724793A1 - Systeme professionnel de commutation et transmission bidirectionnelle a multiplexage temporel pour des signaux haute-fidelite audio-analogiques et audionumeriques et des signaux de commande et de controle - Google Patents
Systeme professionnel de commutation et transmission bidirectionnelle a multiplexage temporel pour des signaux haute-fidelite audio-analogiques et audionumeriques et des signaux de commande et de controleInfo
- Publication number
- EP0724793A1 EP0724793A1 EP94931072A EP94931072A EP0724793A1 EP 0724793 A1 EP0724793 A1 EP 0724793A1 EP 94931072 A EP94931072 A EP 94931072A EP 94931072 A EP94931072 A EP 94931072A EP 0724793 A1 EP0724793 A1 EP 0724793A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- signals
- equipment
- control
- transmission
- command
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04H—BROADCAST COMMUNICATION
- H04H60/00—Arrangements for broadcast applications with a direct linking to broadcast information or broadcast space-time; Broadcast-related systems
- H04H60/02—Arrangements for generating broadcast information; Arrangements for generating broadcast-related information with a direct linking to broadcast information or to broadcast space-time; Arrangements for simultaneous generation of broadcast information and broadcast-related information
- H04H60/04—Studio equipment; Interconnection of studios
Definitions
- the present invention relates to a professional time-division multiplexing bidirectional transmission and switching system for high-fidelity audio-analog and digital audio signals and command and control signals.
- the devices for transmitting digital signals in particular digital audio signals such as those produced and processed in recording studios, stages and control rooms of radio, television or concert halls have, in the case of certain applications, still a number of problems.
- Analog transmission systems are essentially based on the principle of wire-to-wire electrical wiring.
- each of the sources is individually connected to a box which gathers in a single strand, called a multipair, all the wires of each source.
- This multipair is connected to a second box which allows, by branch wiring, to route and distribute the signals to the different mixing control rooms.
- each control room has its own plug-in panel (called "patch") which allows it to organize its routing and the allocation of signals.
- the return transmission of the mixed or processed signals is done by the same multipair, of which wires have been reserved for this purpose.
- Such devices have drawbacks due to the very large weight and volume of the wiring. In addition, they require a difficult and expensive implementation due to the high number of connectors and connections and the obligation to intervene manually on the entire network.
- a second group of transmission systems is constituted by digital transmission systems.
- digital transmission systems Such an example of a system is for example described in patent US-A-5,060,273.
- This system is based on the principle of multiplexing digital signals.
- the sources are generally connected individually to one or more concentration boxes which bring them together in a multipair. This is connected in a transmitter box which converts each signal through pre-amplification circuits. These circuits are remotely controlled from a master receiver by a specific link.
- Multiplex digital signals in series are transmitted in light form, in one or more optical fibers, and thus supply several control rooms simultaneously.
- the digital nature of the signal allows it to be routed electronically and to store different configurations.
- the transmitter remote control and the return of signals in the other direction is via a second fiber optic link.
- Such a transmission device although solving the previous problems of analog devices, namely a reduced size and weight, however has other disadvantages such as, in particular, the cost, the fragility of the transmission device linked to the fragility optical fibers and the impossibility of reconfiguring at leisure the configurations chosen so as to vary the number of sources and the number of broadcasting channels.
- a bidirectional transmission medium sends frames produced by multiplexing high-fidelity signals between a first time switching end equipment and signal transmission, said transmitter, and a second time switching end equipment and signal transmission, said receiver.
- any device for processing the signals in particular by means of signals for controlling and controlling the parameters of the high-fidelity signals in order to act in real time on the parameters of said signals.
- the aim of the present invention is therefore to propose a professional time-division multiplexing bidirectional transmission and switching system for high-fidelity signals and command and control signals between a transmitter and a receiver, simple to implement and inexpensive independently. transmitter and receiver configurations.
- Another object of the invention is to propose such an extremely modular device, the transition from one configuration to another being capable of being carried out in real time without the intervention of a team of workers.
- the invention relates to a professional switching and bidirectional transmission system with at least time multiplexing for high-fidelity audio and analog audio and digital signals and command and control signals, such as those produced and processed in studios. recording, scenes and management of radio, television or sound, or concert halls, comprising a first two-way transmission medium for conveying first frames produced by multiplexing of said high-fidelity signals and command and control signals between a first time switching and signal transmission end equipment, said transmitter, and a second time switching and signal transmission end equipment, said master receiver, characterized in that it also includes control means with a man-machine interface receiving the high-fidelity signals transmitted by input circuits included in the first end and said command and control signals for monitoring in real time the evolution of different parameters relating to said signals and for controlling in real time configuration modifications and adaptations in said first end equipment by means of said command and control signals.
- said man-machine interface control means comprise dynamic memory parameter calculation means for calculating for each of the high-fidelity signals of the respective first absolute values, means for memorizing said absolute values, means for respectively comparing said first absolute values with second previously stored absolute values, and means for detecting and storing the absolute values of greater magnitudes among the compared absolute values.
- said man-machine interface control means include computer processing means connected to said dynamic storage parameter calculation means and to address control means included in said second equipment for processing and viewing different real-time information, control and routing blocks, corresponding respectively to transmission channels allocated in the system respectively to said high-fidelity signals and for controlling in real time configuration modifications and adaptations in said first end equipment by means of said signals of command and control and this according to orders given by an operator in particular by means of a pointing device such as a mouse.
- Figure 1 shows a perspective view of the transmitter and receiver including the data processing device
- FIG. 2 represents a schematic view of the standardized input and output modules of the transmitter and the receiver
- FIG. 3 shows a block diagram of the transmitter circuits
- Figure 4 shows a block diagram of the receiver circuits
- FIG. 5 represents an impression of the computer screen allowing the visualization of all the channels
- Figures 6 and 7 respectively show a schematic view of the transmitter and receiver circuits for transmitting, at a high speed bidirectionally, the digital data
- FIG. 8 represents the timing diagrams of the transmitter and the receiver in the case of circuits conforming to FIGS. 6 and 7;
- FIG. 9 represents a diagram of the circuit of a multi-data comparator, with dynamic storage.
- the switching and bi-directional transmission system time multiplexing for audio signals and command and control signals comprises at least two units, one called transmitter (E), the other called master receiver (RM), interconnected by a bidirectional transmission device such as a cable.
- the transmitter (E), which constitutes a first piece of equipment for time transmission and signal transmission, is generally, as shown in FIG. 1, in the form of a box comprising an electronic bus capable of receiving n modules.
- the n modules consist of a module responsible for the electrical supply of the box, a transmission control module and n-2 modules which control either input or output each x analog or digital signals " .
- the receiver (RM) has a similar configuration, and may also include a stand-alone computer system consisting, for example, of a portable microcomputer, connected to the transmission control module by a parallel link 32. It is also possible to complete this device by a remote screen in order to increase the visual comfort of the user
- the transmitter (E) and the receiver (RM) can have a shape similar to that shown in Figure 1.
- the first module constitutes an input module
- the other two modules constitute output modules whose connections are adapted to the needs of the user.
- the transmitter and the receiver having an analogous configuration, it is possible to make the assembly modular so as to vary the configurations ad infinitum.
- the configuration will include 64 source inputs and 64 source outputs.
- the signals entering the transmitter through the input circuits shown in Figure 3 follow a path described below.
- the audio-analog and / or digital audio signals coming from various sound sources are brought by means of suitable cables to the input modules of the transmitter and are connected to the latter.
- the connection is represented by block 10 called the input circuit.
- these audio-analog signals are either multiplexed then converted and again multiplexed, or directly converted by means of a digital analog converter per se known represented at 11 in FIG. 3 then multiplexed at by means of digital multiplexing devices 12 also known.
- a digital multiplexing circuit 12 For reasons of simplification, for eight input circuits corresponding to an input module, there will correspond a digital multiplexing circuit 12.
- the receiver (R) comprises, analogously to the transmitter, input circuits represented at 30, conversion circuits represented at 35 and multiplexing circuits represented at 28, a transmission synchronizer 24 and an addressing controller 25 forming an integral part of a transmission control device 22.
- the output circuits corresponding to the output module are in turn connected to the addressing controller by a demultiplexing system 19 for the transmitter and 27 for the receiver. These parts of the circuit are intended to receive signals from the transmitter respectively from the receiver so as to send them to the output circuits to various elements, such as the mixer or peripherals for the elements of the receiver.
- the transmission of the data frames thus produced by multiplexing the high-fidelity signals between the transmitter (E) and the master receiver (RM) is carried out by means of a bidirectional transmission medium 21 which can be constituted by a coaxial cable. of conventional type of the type adapted to transmission controllers 15 and 22.
- command and control signals can be transmitted between the transmitter and the receiver, these signals making it possible to control in real time modifications and adaptations of configuration 17 in the transmitter E.
- These command and control signals come from a man-machine interface control device comprising a multi-comparator with dynamic storage 26 receiving the high-fidelity signals transmitted by the input circuits 10 included in the first end equipment E, computer processing means 32, 33, 34 of the values calculated in the multi-comparator 26, said computer processing means also being connected to addressing control means 31 included in the receiver. Thanks to such a device, it becomes possible to process and display in real time different blocks of information, of control and routing, corresponding respectively to transmission channels (channels 1 to 64) allocated in the system respectively to said high-fidelity signals.
- the purpose of the addressing controller 16 of the transmitter is to assign, to the audio input 10 and output 14 circuits of the transmitter, the control signals 17 of their parameters, to affect the signals digital audio from input multiplexers 12 to transmission synchronizer 18 and / or to demultiplexers 19 of output circuit 14, to assign digital audio signals from synchronizer 18 to said output multiplexers 19.
- the transmission synchronizer it concatenates the multiplexing of digital audio signals according to a method such as the 2B3Q method, it transmits in the transmission member such as a coaxial cable the 2B3Q frame, it disconcerts and transmits to the controller addressing 16 the digital audio signals and the control signals coming from the master receiver by the transmission device such as the cable 21.
- the transmission synchronizer 24 of the receiver deconcatenates and transmits to the addressing controller 25 of the receiving the digital audio signals from the transmitter by the transmission support member 21; it transmits to the multi-comparator 26 all of the digital audio signals coming from the cable; it concatenates the multiplexing of the digital audio and remote control signals coming from the addressing controller 25 according to a method such as the 2B3Q method; it transmits in the transmission support member 21 the frame 2B3Q.
- the addressing controller 25 of the master receiver assigns the digital audio signals from the synchronizer 24 to said output multiplexers 27; it affects the digital audio signals from the input multiplexers 28 to the transmission synchronizer 24 and / or to said multiplexers 27 of the output circuit 29; it receives from the parallel link 32 the control signals 31 of the parameters of the audio input 10 and output 14 circuits of the transmitter which it transmits to the transmission synchronizer 24; it receives from the parallel link 32 the control signals 31 of the parameters of the input and output circuits 29 and assigns them to them; it transmits the digital audio signals of the input 30 and output 29 circuits to the multicomputer 26 which would not be transmitted to the transmission synchronizer 24.
- said equipment end E, RM, RE include processors "3 and extractors 13 of type 2B3Q to perform concatenation and deconcatenation operations respectively after multiplexing and before demultiplexing of the multiplexed frames, and in that the value zero is assigned to an initial value to be fixed in said processors 3 and extractors 13.
- the 2B3Q processors perform the combination of the different states of the data coming to them in nibbles, one of which is the value zero volts, value at which the addressing circuits force the output of the transmit multiplexers thus putting the transmission line in reception mode. To obtain such a result, it is possible to implement circuits conforming to FIGS. 6 and 7.
- optocoupler means 23 placed on the receiver side placed at different levels on the path of the signals and frames to guarantee correct galvanic isolation between said end devices and avoid all effects of ground loop.
- the clocks and synchronization circuits of the receivers are controlled by phase locked loops on a single time reference.
- control means are in particular constituted by a multi-comparator with dynamic storage 26 which comprises means 26a for calculating a parameter with dynamic storage for calculating for each of the high-fidelity signals the first respective absolute values, means for storing 26b said values absolute, the 'means 26c for respectively comparing said first absolute values with second absolute values previously memorized, and means 26d for detecting and memorizing the absolute values of greater magnitudes among the absolute values compared.
- the device preferably consists of the following elements:
- any logical operator requesting the result of the comparison eg IBM PC.
- the operator defines the initial reference data R to R ', which are transmitted to the register.
- the comparator receives the data P to P 'from the bus and the data Q to Q' from RAM 3, the respective addresses of which are defined by the address bus.
- the register simultaneously receives data P to P 'from the bus.
- the comparator emits a control pulse which:
- the RAM being in read mode, transmits to the operator the data Q to Q 'so that it performs any processing thereof.
- the operator in order to refresh the data Q to Q 'in RAM 3 and to find there the initial reference values R to R', the operator, by a command pulse, forces the register to its third state, sets the RAM in "write" mode and frees data from the register to RAM; it can therefore place predefined data R to R 'in the RAM, simultaneously for all the addresses.
- the dynamically stored multi-comparator 26 receives the digital signals from the synchronizer 24 and from the controller 25 and, for each signal, calculates the absolute value, compares this value with the previously stored value and stores the value of greatest magnitude. These operations take place for each signal and simultaneously for all. Subsequently, it provides the parallel link 32 and at its request the last values stored and periodically receives a reset order for all these values. The parallel link 32 then ensures the exchange with the computer equipment 33 provided with the appropriate software of all of the data coming from the multicomputer 26 and of all the data coming from the computer 33.
- the user With regard to the displayed data, translates the data coming from the computer 33 into control signals intended to configure the input circuits 10 and output 14 of the transmitter and the output circuits 29 and input 30 of the master receiver. To do this, it transmits its control signals to the controller 25.
- each channel it is possible from the computer keyboard to modify, for example, the gain, the phantom power (48 volts of each channel), to modify parameters such as the phase inversion, channel cut, gain, label, choice of input channel, etc. Therefore, it is possible to act on each channel without any physical intervention, the transmission of information and the execution of the order being done almost in real time.
- select by means of an appropriate pointing device mouse, ball, cursor
- the channel to be modified and modify the selected parameter select by means of an appropriate software to integrate known functions such as save, load, etc.
- the device consists of a circuit for each site comprising a part dedicated to transmission (Figure 6), the other for receiving data ( Figure 7).
- One of the two sites is defined as master and, therefore, generates the time reference.
- This master is conventionally called the transmitter, the other being the receiver.
- the transmitter preferably consists of the following elements: a bi-directional parallel microprocessor-type data bus clocked by an address bus 4 allowing the device to access the data of each channel to be transmitted, a clock circuit 1 ensuring the clocking of the device, one or more logic multiplexing circuits 6, a synchronization circuit 2 defining the time reference and the sampling frequency, a concatenation circuit 3 of type 2B3Q data and for adapting the impedance of the cable 9 and a reception detection circuit 7, a deconcatenation circuit 13 of frame 2B3Q, a demultiplexing circuit 8 of the data, a device for accessing the data and address bus.
- the receiver consists of the same elements as those of the transmitter. However, the clock device ensuring the timing and addressing of the data is controlled by the time reference of the transmitter transmitted by the cable. Thus, in the transmission phase, as shown in FIG. 6, the signals will travel according to the following diagram:
- the clock circuit 1 transmits in the synchronization circuit 2 the time reference which defines the sampling period.
- the synchronization circuit 2 then creates a pulse which it transmits to the processor 3;
- the addressing circuit 4 which determines the routing of the data to be transmitted from the bus 5 to the multiplexers 6;
- the multiplexing circuits produce the data to be transmitted to the processor 3 by serializing it, according to the orders of the addressing circuit 4; the different possible states of this serialized data are shown in FIG. 8 (data
- the processor 3 combines the data according to a 2B3Q process which can produce a state diagram such as that of FIG. 8. It then transmits, according to the timing diagram of FIG. 8, to the line adapter 9, the reference time of circuit 2 and the processed data;
- the address circuit forces the logic state of the outputs of the multiplexers to the value of case 1 in FIG. 8, thus putting the transmission line in reception mode;
- the adapter 9 supplies the energy necessary for the transmission and guarantees the impedance matching.
- circuit 7 detecting the arrival of reception signals, transmits a pulse to clock circuit 1, which restarts the timing of address circuit 4;
- the processor 13 extracts the data from the 2B3Q coding carried out in the receiver and transmits it in series to the demultiplexers 8;
- the demultiplexers 8 convert the serial data into parallel data which they transmit on the bus 5;
- the address circuit 4 determines the routing of the data received by the transmission in the demultiplexers 8 and the bus 5.
- the detector 7 receiving the data coming from the transmitter, transmits, through an optical coupling circuit 54, the time reference to the clock circuit 1;
- the clock 1 is controlled by the time reference by a phase locked loop and transmits to the address circuit 4 the synchronization signals;
- the circuit 13 extracts the coding data 2B3Q transmitted by the transmitter and transmits the data in series to the demultiplexers 8 through the optical coupling 54;
- the demultiplexers 8 transmit the data, in their original format, to the bus according to the addresses of the controller 4.
- the addressing circuit 4 having addressed the data received from the transmission, address, from the bus 5, to the multiplexer 6, the data to be transmitted to the transmitter;
- optical coupling circuits 54 ensure the connection of serial data between the multiplexers 6 and the processor 3;
- a bidirectional digital data transmission controller is obtained over a coaxial cable of at least 300 meters at speed allowing the exchange of at least 80 mega-bits per second.
- users can react at the speed of the reflex.
- the system also includes a plurality of second auxiliary equipment for time switching and signal transmission, called RE slave receivers, and a plurality of second transmission media 20, said plurality of second auxiliary equipment RE being connected to said first equipment E respectively through said plurality of second transmission supports 20, and said transmission supports 20 conveying second frames multiplexed unidirectionally in the direction of the first equipment E towards the second additional equipment RE .
- said man-machine interface control means 26, 32, 33, 34 are included in said second time switching equipment and transmission of RM signals, and said second RM equipment is located in a mixing control room and said second equipment RE annexes are located in recording or broadcasting control rooms.
- the slave receivers can have a modular architecture and include different standardized modules (input, output, control, power supply) housed in racks.
Description
Claims
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR9312364 | 1993-10-18 | ||
FR9312364A FR2711460B1 (fr) | 1993-10-18 | 1993-10-18 | Système de commutation et transmission bidirectionnelle à multiplexage temporel pour des signaux haute-fidélité audio-analogiques et audionumériques et des signaux de commande et de contrôle. |
PCT/FR1994/001199 WO1995011553A1 (fr) | 1993-10-18 | 1994-10-17 | Systeme professionnel de commutation et transmission bidirectionnelle a multiplexage temporel pour des signaux haute-fidelite audio-analogiques et audionumeriques et des signaux de commande et de controle |
Publications (2)
Publication Number | Publication Date |
---|---|
EP0724793A1 true EP0724793A1 (fr) | 1996-08-07 |
EP0724793B1 EP0724793B1 (fr) | 1999-08-04 |
Family
ID=9451921
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP94931072A Expired - Lifetime EP0724793B1 (fr) | 1993-10-18 | 1994-10-17 | Systeme professionnel de commutation et transmission bidirectionnelle a multiplexage temporel pour des signaux haute-fidelite audio-analogiques et audionumeriques et des signaux de commande et de controle |
Country Status (9)
Country | Link |
---|---|
US (1) | US5764917A (fr) |
EP (1) | EP0724793B1 (fr) |
AT (1) | ATE183040T1 (fr) |
DE (1) | DE69419931T2 (fr) |
DK (1) | DK0724793T3 (fr) |
ES (1) | ES2138093T3 (fr) |
FR (1) | FR2711460B1 (fr) |
GR (1) | GR3031773T3 (fr) |
WO (1) | WO1995011553A1 (fr) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8675649B2 (en) | 2008-11-18 | 2014-03-18 | Yamaha Corporation | Audio network system and method of detecting topology in audio signal transmitting system |
EP2280488A1 (fr) * | 2009-06-30 | 2011-02-02 | STMicroelectronics S.r.l. | Appareil de transmission et réception pour signaux numériques |
DE102009028645B4 (de) * | 2009-08-19 | 2014-04-03 | Raumfeld Gmbh | Verfahren und Anordnung zur Synchronisation von Datenströmen in Netzwerken sowie ein entsprechendes Computerprogramm und ein entsprechendes computerlesbares Speichermedium |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3795771A (en) * | 1970-05-15 | 1974-03-05 | Hughes Aircraft Co | Passenger entertainment/passenger service and self-test system |
FR2552958A1 (fr) * | 1983-10-03 | 1985-04-05 | Moulin Andre | Console numerique de traitements de signaux |
WO1987006404A1 (fr) * | 1986-04-11 | 1987-10-22 | Orion Research, Inc. | Systeme de melange audio et circuit de gain pour celui-ci |
DE3615981A1 (de) * | 1986-05-13 | 1987-11-19 | Gregor Berg | System zur parameterprogrammierbaren bearbeitung von audiosignalen in kombination mit programmierbarer schaltmatrix, zur anwendung im bereich der analogen und digitalen elektronischen aufbereitung von audiosignalen |
EP0310456A3 (fr) * | 1987-10-01 | 1990-12-05 | Sony Magnescale, Inc. | Mixage de signaux audio |
US4922536A (en) * | 1988-11-14 | 1990-05-01 | Massachusetts Institute Of Technology | Digital audio transmission for use in studio, stage or field applications |
US5299266A (en) * | 1992-03-20 | 1994-03-29 | Sony Electronics Inc. | Multi machine monitor for TV post production |
-
1993
- 1993-10-18 FR FR9312364A patent/FR2711460B1/fr not_active Expired - Fee Related
-
1994
- 1994-10-17 ES ES94931072T patent/ES2138093T3/es not_active Expired - Lifetime
- 1994-10-17 AT AT94931072T patent/ATE183040T1/de not_active IP Right Cessation
- 1994-10-17 DK DK94931072T patent/DK0724793T3/da active
- 1994-10-17 WO PCT/FR1994/001199 patent/WO1995011553A1/fr active IP Right Grant
- 1994-10-17 EP EP94931072A patent/EP0724793B1/fr not_active Expired - Lifetime
- 1994-10-17 DE DE69419931T patent/DE69419931T2/de not_active Expired - Fee Related
- 1994-10-17 US US08/624,599 patent/US5764917A/en not_active Expired - Lifetime
-
1999
- 1999-11-05 GR GR990402864T patent/GR3031773T3/el unknown
Non-Patent Citations (1)
Title |
---|
See references of WO9511553A1 * |
Also Published As
Publication number | Publication date |
---|---|
DE69419931D1 (de) | 1999-09-09 |
WO1995011553A1 (fr) | 1995-04-27 |
ES2138093T3 (es) | 2000-01-01 |
EP0724793B1 (fr) | 1999-08-04 |
FR2711460B1 (fr) | 1996-02-02 |
ATE183040T1 (de) | 1999-08-15 |
DK0724793T3 (da) | 2000-03-13 |
US5764917A (en) | 1998-06-09 |
DE69419931T2 (de) | 2000-05-04 |
FR2711460A1 (fr) | 1995-04-28 |
GR3031773T3 (en) | 2000-02-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0786123B1 (fr) | Procede de communication pour systeme de reproduction audiovisuelle numerique intelligent | |
EP0082077B1 (fr) | Procédé de télédistribution d'informations enrégistrées, notamment d'oeuvres musicales, et système de mise en oeuvre | |
KR970707680A (ko) | 대화형 오락 장치 및 제어 방법(Interactive entertainment apparatus) | |
FR2615060A1 (fr) | Systeme audio/video a composants avec controle temporise de plusieurs dispositifs peripheriques | |
FR2509075A1 (fr) | Dispositif d'edition audio/video comportant un ecran d'affichage de fonctions sensible au toucher | |
FR2503899A1 (fr) | Procede et dispositif de transmission de donnees numeriques | |
CA1209712A (fr) | Procede et installation de transmission de donnees numeriques | |
FR2669168A1 (fr) | Procede de multiplexage-demultiplexage numerique multidebit. | |
EP0724793B1 (fr) | Systeme professionnel de commutation et transmission bidirectionnelle a multiplexage temporel pour des signaux haute-fidelite audio-analogiques et audionumeriques et des signaux de commande et de controle | |
FR2506045A1 (fr) | Procede et dispositif de selection de circuits integres a haute fiabilite | |
FR2476952A1 (fr) | Generateur de signaux de base et de signaux de test de television et systeme comportant un tel dispositif | |
EP0843931B1 (fr) | Procede de communication sur un bus optique a cohabitation de debits differents | |
FR2770735A1 (fr) | Procede et appareil d'interface graphique d'utilisateur | |
WO1997004583A3 (fr) | Procede de transmission de signaux numeriques mta d'une unite de programme, en particulier de signaux de repartition video numeriques a donnees comprimees | |
CA2028988A1 (fr) | Methode et dispositif de transmission a grand debit suivant un mode quasi-asynchrone | |
FR2553245A1 (fr) | Systeme de transmission de donnees | |
FR2526249A1 (fr) | Procede et dispositif de calage temporel automatique de stations dans un multiplex temporel pour bus optique et systeme de transmission et de traitement de donnees comprenant un tel dispositif | |
FR2728747A1 (fr) | Appareil de commande d'addition-soustraction | |
CN202652343U (zh) | 一种支持多路高清视频信号显示的系统 | |
FR2757653A1 (fr) | Controleur d'entrees-sorties autonome et deporte | |
EP0552099A1 (fr) | Codeur multicomposantes x-paquets et décodeur correspondant | |
FR2484668A1 (fr) | Procede et appareil pour transferer des donnees externes d'entree et de sortie a un systeme microprocesseur | |
FR2809570A1 (fr) | Dispositif multimodules a comportement statique pour demodulateur programmable d'un recepteur de television | |
FR2641660A1 (fr) | Appareil electronique de supervision et de controle d'une installation audiovisuelle et installation audiovisuelle equipee d'un tel appareil | |
KR20220009577A (ko) | 실시간 영상 소통 서비스 제공 시스템 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 19960506 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AT BE CH DE DK ES FR GB GR IE IT LI LU MC NL PT SE |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
17Q | First examination report despatched |
Effective date: 19981002 |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AT BE CH DE DK ES FR GB GR IE IT LI LU MC NL PT SE |
|
REF | Corresponds to: |
Ref document number: 183040 Country of ref document: AT Date of ref document: 19990815 Kind code of ref document: T |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP |
|
REF | Corresponds to: |
Ref document number: 69419931 Country of ref document: DE Date of ref document: 19990909 |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D Free format text: FRENCH |
|
ITF | It: translation for a ep patent filed |
Owner name: DIGIOVANNI SCHMIEDT S.R.L. |
|
GBT | Gb: translation of ep patent filed (gb section 77(6)(a)/1977) |
Effective date: 19991105 |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: NV Representative=s name: E. BLUM & CO. PATENTANWAELTE |
|
REG | Reference to a national code |
Ref country code: ES Ref legal event code: FG2A Ref document number: 2138093 Country of ref document: ES Kind code of ref document: T3 |
|
REG | Reference to a national code |
Ref country code: PT Ref legal event code: SC4A Free format text: AVAILABILITY OF NATIONAL TRANSLATION Effective date: 19991104 |
|
REG | Reference to a national code |
Ref country code: DK Ref legal event code: T3 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed | ||
REG | Reference to a national code |
Ref country code: GB Ref legal event code: IF02 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: IE Payment date: 20041005 Year of fee payment: 11 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: MC Payment date: 20041006 Year of fee payment: 11 Ref country code: BE Payment date: 20041006 Year of fee payment: 11 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: LU Payment date: 20041007 Year of fee payment: 11 Ref country code: CH Payment date: 20041007 Year of fee payment: 11 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: PT Payment date: 20041011 Year of fee payment: 11 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GR Payment date: 20041013 Year of fee payment: 11 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: NL Payment date: 20041018 Year of fee payment: 11 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: SE Payment date: 20041020 Year of fee payment: 11 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: AT Payment date: 20041021 Year of fee payment: 11 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DK Payment date: 20041025 Year of fee payment: 11 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20051017 Ref country code: IE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20051017 Ref country code: AT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20051017 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20051018 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: ES Payment date: 20051018 Year of fee payment: 12 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MC Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20051031 Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20051031 Ref country code: LI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20051031 Ref country code: DK Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20051031 Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20051031 Ref country code: BE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20051031 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20051117 Year of fee payment: 12 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: PT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20060417 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: NL Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20060501 |
|
REG | Reference to a national code |
Ref country code: DK Ref legal event code: EBP |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
EUG | Se: european patent has lapsed | ||
REG | Reference to a national code |
Ref country code: PT Ref legal event code: MM4A Effective date: 20060417 |
|
NLV4 | Nl: lapsed or anulled due to non-payment of the annual fee |
Effective date: 20060501 |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: MM4A |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20070501 |
|
BERE | Be: lapsed |
Owner name: *INNOVA SON S.A.R.L. Effective date: 20051031 |
|
REG | Reference to a national code |
Ref country code: ES Ref legal event code: FD2A Effective date: 20061018 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 19990804 Ref country code: ES Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20061018 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20101021 Year of fee payment: 17 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20111130 Year of fee payment: 18 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20121017 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST Effective date: 20130628 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20121017 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20121031 |