EP0698874B1 - Verfahren zum Reduzieren zeitlicher Artefakte in digitalen Videosystemen - Google Patents

Verfahren zum Reduzieren zeitlicher Artefakte in digitalen Videosystemen Download PDF

Info

Publication number
EP0698874B1
EP0698874B1 EP95111242A EP95111242A EP0698874B1 EP 0698874 B1 EP0698874 B1 EP 0698874B1 EP 95111242 A EP95111242 A EP 95111242A EP 95111242 A EP95111242 A EP 95111242A EP 0698874 B1 EP0698874 B1 EP 0698874B1
Authority
EP
European Patent Office
Prior art keywords
bit
time
bits
data
frame
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP95111242A
Other languages
English (en)
French (fr)
Other versions
EP0698874A1 (de
Inventor
Donald B. Doherty
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Publication of EP0698874A1 publication Critical patent/EP0698874A1/de
Application granted granted Critical
Publication of EP0698874B1 publication Critical patent/EP0698874B1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2007—Display of intermediate tones
    • G09G3/2018—Display of intermediate tones by time modulation using two or more time intervals
    • G09G3/2022—Display of intermediate tones by time modulation using two or more time intervals using sub-frames
    • G09G3/2033—Display of intermediate tones by time modulation using two or more time intervals using sub-frames with splitting one or more sub-frames corresponding to the most significant bits into two or more sub-frames
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0247—Flicker reduction other than flicker reduction circuits used for single beam cathode-ray tubes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0266—Reduction of sub-frame artefacts
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0271—Adjustment of the gradation levels within the range of the gradation scale, e.g. by redistribution or clipping
    • G09G2320/0276—Adjustment of the gradation levels within the range of the gradation scale, e.g. by redistribution or clipping for the purpose of adaptation to the characteristics of a display device, i.e. gamma correction
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2340/00—Aspects of display data processing
    • G09G2340/04—Changes in size, position or resolution of an image
    • G09G2340/0407—Resolution change, inclusive of the use of different resolutions for different screen areas
    • G09G2340/0428—Gradation resolution change
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2007—Display of intermediate tones
    • G09G3/2018—Display of intermediate tones by time modulation using two or more time intervals
    • G09G3/2022—Display of intermediate tones by time modulation using two or more time intervals using sub-frames
    • G09G3/2029—Display of intermediate tones by time modulation using two or more time intervals using sub-frames the sub-frames having non-binary weights
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2007—Display of intermediate tones
    • G09G3/2018—Display of intermediate tones by time modulation using two or more time intervals
    • G09G3/2022—Display of intermediate tones by time modulation using two or more time intervals using sub-frames
    • G09G3/2037—Display of intermediate tones by time modulation using two or more time intervals using sub-frames with specific control of sub-frames corresponding to the least significant bits

Definitions

  • This invention relates to display systems using spatial light modulators, more particularly to the data handling for such systems.
  • Spatial light modulators have many different forms. A common for has an array of individually addressable elements, each of which represent a picture element in an image being displayed. Two examples of spatial light modulators are the liquid crystal display devices (LCD) and the digital micromirror device (DMD, also known as the deformable mirror device).
  • LCD liquid crystal display devices
  • DMD digital micromirror device
  • the liquid crystal device typically functions as a transmissive modulator.
  • the optical system is positioned such that the light passes through the LCD.
  • the individual elements are activated and deactivated to block or transmit the light to the screen. They can also control the color.
  • the DMD is a reflective modulator, with the optical system positioned to allow the individual elements to either reflect light to the screen or away from it.
  • the individual elements typically receive a signal that causes the mirror to deflect in one direction or another. When it deflects in one direction, the light is reflected to the screen, when it deflects in the other direction, light is moved away from the screen.
  • a display device which achieves increased temporal balance of the light from each mirror device during each frame period of the display system and/or between consecutive frame periods is known from WO-A-94/09473.
  • Each field period of the display system is divided into sufficient time intervals to allow grouping of the time intervals in which each mirror device is switched to either the on state or the off state. However, bit transitions are not eliminated thereby.
  • EP-A-0 686 954 which consists of prior art within the meaning of Art.
  • 54(3) EPC discloses a method of implementing pulse-width modulated image display systems with a spatial light modulator configured for split-reset addressing.
  • the frame period is divided into a number of time slices, wherein the total number of time slices and the allocation of time slices among pixel data is determined by the number of times that pixel data is delivered to the spatial light modulator rather than by binary patterns. This document does not deal with elimination of visual artifacts.
  • CA-A-2 113 213 discloses pixel control circuitry for a spatial light modulator, wherein sets of pixel elements share a memory cell, such that each memory cell has the same fanout as other memory cells. Each pixel element in a set is switched to an on or off state via a reset line that is separate from that of the other pixel elements in that set. Frame data is loaded in split bit-frames during a set time period, such that each split bit-frame contains only the data for pixel elements on one reset line.
  • the same memory cell can be used to deliver data to all pixel elements in its fanout because only one pixel element in the fanout is switched at a time.
  • non-binary weighting system it is possible to use a non-binary weighting system to eliminate the visual artifacts at a bit transition.
  • the bits are weighted in a non-binary fashion according to the system requirements.
  • This weighting is programmed into a logic circuit. When the incoming data, most likely a digitization of a video signal, or possibly a digital video signal, passes through the circuit, it is converted to the new non-binary weighting. This new weighting is then used in displaying the data. Because the new weighting does not have extensive bit transitions, it eliminates or significantly reduces the visual artifacts caused by these transitions.
  • Figure 1 shows a schematic example of a circuit to translate from binary to non-binary bit weights.
  • Figure 2 shows a graphical example of 5 binary bits translated to 8 non-binary weighted bits.
  • Figure 3 shows a standard 8 binary bits frame time and its resulting pattern.
  • Figure 4 shows a graphical example of 6 binary bits translated to 8 non-binary weighted bits.
  • Figure 5 shows a graphical example of 8 binary bits translated into 12 non-binary weighted bits.
  • Figure 6 shows another graphical example of 8 binary bits translated into 12 non-binary bits.
  • spatial light modulators include arrays of separate elements, each individually addressable. They can operate in either digital or analog fashion.
  • the digital modulators are becoming very popular for display systems.
  • These individually addressable elements typically consist of an active area, either reflective or transmissive (sometime referred to as pixels), and some type of activation circuitry.
  • the activate circuitry causes the active area to become active. For example in liquid crystal displays (LCD), electrodes on one side of a piece of glass cause the crystalline material to activate and block or not block the light received on that element.
  • LCD liquid crystal displays
  • the addressing for these elements is complex and suffers from several time constraints.
  • the first constraint is the minimum time necessary to load the data. For spatial light modulators consisting of arrays of individual elements, this can result in several different embodiments. Loading the entire array takes a certain period of time, which usually becomes the amount of time the least significant bit (LSB) is displayed. This minimum number depends upon the number of bits for the system.
  • LSB least significant bit
  • the second constraint is the maximum time available for the display of a video frame of data.
  • the frame time is typically one frame in 1/60th of a second, or 16.67 milliseconds (msecs). This assumes a mono-color system.
  • Color systems are done several ways using spatial light modulators. One way is to use a white light source with some sort of filter, such as a color wheel, and allowing only 1/3 of the 16.67 msecs for each color.
  • Additional ways include using either a white light source and three separate filters, with one modulator per filter, actually coloring the individual elements red, green or blue, or using three separate light sources.
  • each modulator receives the total frame time for display. To adapt it to a one source/three color system, the patterns would merely need to be triplicated and the timing adjusted.
  • the LSB must have 1/255 of the total frame time, which is typically 16.67 msecs.
  • the data for the entire array must then be loaded during [16.67 msecs/255], or 65.4 microseconds (10 -6 ).
  • the data rate to support this is prohibitively high, or the number of input lines would be prohibitively high.
  • a subarray of the elements are reset as a block.
  • the data for the LSB is displayed for the LSB time, then the subarray displaying that data is reset and "blacked out" for another LSB time. This allows the load time to be extended and decreases the burst data rate.
  • the split reset architecture has numerous individual elements, or pixels, assigned to one memory cell. This way, not as many memory cells must receive data.
  • the array is again divided into subarrays, although now by the reset circuitry.
  • a typical array may have 16 reset groups, or subarrays.
  • a circuit 10 for translating the binary resolution bits into non-binary weighting is shown if Figure 1. This circuit can be used for any type of array addressing, be it split reset, block reset or straight addressing as discussed above.
  • the color video data stream 12 goes through a degamma process. Since cathode ray tubes have a non-linear response curve, a gamma correction signal is added at the broadcasters. Since spatial light modulators have a linear response, this signal must be removed, and is done so with a degamma circuit 14. If the incoming signal is a digital video stream with an assumed linear response, the degamma will not be necessary.
  • the data stream 16 from the degamma circuity may be of a higher resolution than the spatial light modulator's pulse-width modulation scheme. Therefore it needs to be adjusted down, and is done so by the intensity diffusion filter 18.
  • the adjusted data stream 20 then has the correct resolution for the spatial light modulator, but is probably in rasterized format. Rasterized format typically has the data in lines, which is difficult for most spatial light modulators to use.
  • the arrays of a spatial light modulator normally receive data along column address drivers, so the data needs to be reformatted to achieve this.
  • the bit translation logic 22 accomplishes this by arranging the data for the columns and by storing it in bit planes. Each bit plane has only that data for a given significance level. For example, bit plane 0 has data for every pixel, but only the MSB for every pixel, it is followed by bit plane 1, etc. Also the bit translation logic will convert the binary bits into the appropriate translated bits and place those into bit planes. This logic could be contained in a look-up table, a processor or many other types of circuitry.
  • the bit plane data 24 is then passed to the frame-store 26, typically some kind of random access memory (RAM).
  • the frame storage stores all of the bit planes for a given frame of video data. Often, there are two frame stores, one is emptied out and the data is sent to the array circuitry while the other is being filled.
  • the sequence control processor 32 governs the sequence of the bit planes and their timing. In the case of split reset, it will also control the synchronization for the various reset groups and their data.
  • bit plane data 28 is passed to the spatial light modulator arrays 30.
  • the sequence control processor will also control the bit planes by color.
  • Another possibility is three modulators, each with a colored light source. Regardless, using the present invention, the data arriving at the activation circuitry for the array will be translated, non-binary data.
  • the system requirements drive what type of translation is done.
  • the pixel intensity resolution is reduced so that the non-binary bits can be stored, with no increase in memory.
  • a second embodiment retains the same intensity resolution, but uses more memory.
  • One advantage of both of these approaches is that they eliminate the visual artifacts resulting from binary bit transitions.
  • Figure 2 shows a graphical example of how a 5 bit binary system can be translated into an 8 bit non-binary system.
  • the example shown assumes that the array of pixels is divided into 16 reset groups.
  • the slices shown for bit 3 are each 16 time periods. Since there are two time periods on either side of the center region, bit 3 now has a bit weight of 32.
  • each bit will not have a distinct bit weight.
  • bits 3, 4, 5, and 6 all have the same bit weight of 32.
  • Bit 7 has two 16 period time slices and two 20 (a 16 period plus 4 extra periods) period time slices for a total weight of 72. Obviously, this could not be a binary weighting system, since 72 is not an exponential of 2.
  • bits are somewhat more difficult to define. Since they have time periods less than the amount of time it takes to load the array, they must be set using either split reset or block reset.
  • the point 40 is the mid-point both the frame period and the vertical extent of the array.
  • Bit 0 must be loaded onto two different subarrays at different times. If it were loaded on two different subarrays at the same time, the minimum value achievable for bit 0 would be 16. Since it is loaded on half the array, it can be loaded with a minimum time of 8. It is loaded symmetrically about the center of the time period and the array.
  • Bit 1 and bit 2 must be used to even out the asymmetry caused by bit 1.
  • Bit 1 has a weight of 16, and is divided into two pieces to fill the frame.
  • Bit 2 has a weight of 24, since to even out the asymmetry it must have a length equal to bit 0 + bit 1, or 16 + 8.
  • the total time of the bit displaying process must fill out the frame time, which here has been assumed to be 16.67 msecs.
  • This non-binary example uses 8 memory bits to represent gray levels 0-31 where a binary code uses only 5.
  • the extra bits are used to produce a bit code that minimizes changes in light patterns at gray level transitions (bit transitions). For instance, bits 3, 4, 5 and 6 are all 32 time periods long and could be used interchangeably, but, by using bit 3 for all levels above 6 and using bit 4 for all levels above 10, etc., the light pattern expands is a substantially smoother fashion as gray levels increase.
  • the resulting graph at the bottom of Figure 2 shows the gray levels over the time of the frame period.
  • the graph of Figure 3 which shows the standard 8-bit binary pattern, one can see the difference made by the non-binary approach.
  • the graph in Figure 3 is for an 8-bit split reset pattern in which bits 0-4 have been compacted much as bits 0-2 were in the graph of Figure 2.
  • Figure 4 shows another example of a bit translation.
  • 6 binary bits are translated into 8 non-binary bits and 64 gray levels are achieved.
  • the bit weights, order, and coding are chose to minimize light pattern changes for gray level (bit) transitions).
  • FIG. 5 Another way to adjust the bit patterns in a non-binary fashion to eliminate visual artifacts is shown in Figures 5 and 6. In these embodiments, more bits are used to translate fewer bits, 12 bits being used to translate 8 bits. This alternative allows for the same resolution, but adds more memory, since 4 additional bit planes must be stored.
  • Figure 5 shows a the above approach where the bits are arranged around the mid-point of the frame in a substantially symmetrical fashion.
  • the bit weights are the same as the binary example of Figure 3 for bits 0-4 while bits 5-11 are all weighted 32. This yields a sum of 255 which is required for 8 bits.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Transforming Electric Information Into Light Information (AREA)
  • Mechanical Light Control Or Optical Switches (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)

Claims (4)

  1. Verfahren zum Anzeigen digitaler Videodaten auf einer Anzeige, die eine Matrix aus Pixel enthält, die in mehreren Rücksetzgruppen angeordnet sind,
    wobei jede Rücksetzgruppe die gleiche Anzahl von Pixel besitzt, wobei jedes Pixel einer Rücksetzgruppe eine entsprechende Pixel-Dateneinheit derselben Bitebene gleichzeitig anzeigt, wobei das Verfahren umfaßt:
    a. Festlegen der Zeit, die für ein Bild der Daten verfügbar ist;
    b. Anordnen der Bits der Daten in binär gewichteten Bitebenen, so daß alle Bits mit gleichem Gewicht aus allen Datenwörtern in einer Bitebene gespeichert sind;
    c. Übersetzen der binär gewichteten Bitebenen in nicht binär gewichtete Bitebenen, so daß Graustufenübergänge mit minimalen Änderungen der Bits eines Bitmusters auftreten, wobei jede durch ein Pixel der Anzeige anzuzeigende Graustufe durch ein eindeutiges Bitmuster repräsentiert wird, wobei jedes eindeutige nicht binäre Bitmuster mehrere höherwertige Bits und mehrere niedrigerwertige Bits umfaßt,
       wobei wenigstens zwei der höherwertigen Bits das gleiche Bitgewicht besitzen, wobei jedes dieser höherwertigen Bits während zwei gleichen Zeitschlitzen und durch sämtliche Rück setzgruppen während der jeweiligen Zeitschlitze angezeigt werden, wobei jeder solche Zeitschlitz eines höherwertigen Bits wenigstens diejenige Anzahl Zeitperioden umfaßt, die für die Adressierung aller Rücksetzgruppen der Anzeige erforderlich sind, und wobei jedes der niedrigerwertigen Bits jeweils unterschiedliches Bitgewicht besitzt, wobei jedes niedrigerwertige Bit durch verschiedene Rücksetzgruppen zu unterschiedlichen Zeiten während einer Bildzeit angezeigt wird, wobei entsprechende Zeitschlitze eines niedrigerwertigen Bits eine Anzahl Zeitperioden umfassen, die entweder höher oder niedriger als jene ist, die erforderlich ist, um alle Rücksetzgruppen der Anzeige zu adressieren, und
       wobei bei einer Pegeländerung der Graustufenintensität eines Pixel der Anzeige zwischen irgendeiner Graustufe und einer weiteren Graustufe direkt über oder unter dieser Graustufe der Zustand wenigstens eines höherwertigen Bits jedes Bitmusters der beiden von der Intensitätsänderung betroffenen Graustufen unverändert bleibt, und
    d. Senden der nicht binären Bitebenen zu der Aktivierungsschaltungsanordnung eines räumlichen Lichtmodulators (30), so daß Daten für irgendeine gegebene nicht binäre Bitebene durch Pixelgruppen der Anzeige für eine Zeitperiode angezeigt werden, die zu dem Gewicht der Bitebene proportional ist.
  2. Verfahren nach Anspruch 1, bei dem sich Zeitperioden ausgehend von wenigstens einem vorgegebenen Punkt innerhalb der für jedes Bild verfügbaren Zeit symmetrisch erstrecken.
  3. Verfahren nach Anspruch 2, bei dem der wenigstens eine vorgegebene Punkt der Mittelpunkt der Bildzeit ist
  4. Verfahren nach Anspruch 2, bei dem der wenigstens eine vorgegebene Punkt beide Viertelbildzeiten beiderseits des Bildmittelpunkts umfaßt
EP95111242A 1994-07-25 1995-07-18 Verfahren zum Reduzieren zeitlicher Artefakte in digitalen Videosystemen Expired - Lifetime EP0698874B1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US28003294A 1994-07-25 1994-07-25
US280032 1999-03-26

Publications (2)

Publication Number Publication Date
EP0698874A1 EP0698874A1 (de) 1996-02-28
EP0698874B1 true EP0698874B1 (de) 2001-12-12

Family

ID=23071344

Family Applications (1)

Application Number Title Priority Date Filing Date
EP95111242A Expired - Lifetime EP0698874B1 (de) 1994-07-25 1995-07-18 Verfahren zum Reduzieren zeitlicher Artefakte in digitalen Videosystemen

Country Status (5)

Country Link
EP (1) EP0698874B1 (de)
JP (2) JPH0863122A (de)
KR (1) KR100346877B1 (de)
DE (1) DE69524502T2 (de)
TW (1) TW291632B (de)

Families Citing this family (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3417246B2 (ja) * 1996-09-25 2003-06-16 日本電気株式会社 階調表示方法
JP3179036B2 (ja) * 1996-10-14 2001-06-25 三菱電機株式会社 ディスプレイ装置
JP2962245B2 (ja) * 1996-10-23 1999-10-12 日本電気株式会社 表示装置の階調表示方法
US6115083A (en) * 1996-11-08 2000-09-05 Texas Instruments Incorporated Load/reset sequence controller for spatial light modulator
US6160541A (en) * 1997-01-21 2000-12-12 Lear Automotive Dearborn Inc. Power consumption control for a visual screen display by utilizing a total number of pixels to be energized in the image to determine an order of pixel energization in a manner that conserves power
CN1279507C (zh) 1997-04-02 2006-10-11 松下电器产业株式会社 图象显示装置
FR2762703B1 (fr) * 1997-04-25 1999-07-16 Thomson Multimedia Sa Procede et dispositif d'adressage a code tournant pour ecrans a plasma
FR2762704B1 (fr) * 1997-04-25 1999-07-16 Thomson Multimedia Sa Procede d'adressage pour ecran a plasma base sur une repetition de bits sur une ou plusieurs lignes
US6310588B1 (en) 1997-07-24 2001-10-30 Matsushita Electric Industrial Co., Ltd. Image display apparatus and image evaluation apparatus
US6151011A (en) * 1998-02-27 2000-11-21 Aurora Systems, Inc. System and method for using compound data words to reduce the data phase difference between adjacent pixel electrodes
US6100863A (en) * 1998-03-31 2000-08-08 Matsushita Electric Industrial Co., Ltd. Motion pixel distortion reduction for digital display devices using dynamic programming coding
FR2785076B1 (fr) * 1998-10-23 2002-11-15 Thomson Multimedia Sa Procede d'adressage pour ecran a plasma base sur un adressage separe des lignes paires et impaires
JP4484276B2 (ja) * 1999-09-17 2010-06-16 日立プラズマディスプレイ株式会社 プラズマディスプレイ装置およびその表示方法
JP3734244B2 (ja) * 2000-02-10 2006-01-11 パイオニア株式会社 ディスプレイパネルの駆動方法
EP1336170A2 (de) 2000-10-31 2003-08-20 Koninklijke Philips Electronics N.V. Im teilfeldmodus betriebene anzeigevorrichtung und verfahren
KR100515468B1 (ko) 2001-06-13 2005-09-14 가와사키 마이크로 엘렉트로닉스 가부시키가이샤 단순 매트릭스액정의 구동방법 및 장치, 단순 매트릭스액정의 멀티 라인 어드레싱 구동방법 및 장치, 및 액정표시디스플레이 패널
FR2829275B1 (fr) * 2001-09-05 2004-09-10 Thomson Licensing Sa Procede d'affichage d'images video sur un dispositif d'affichage et panneau d'affichage a plasma correspondant
CN1596428A (zh) * 2001-10-03 2005-03-16 松下电器产业株式会社 等离子体显示板驱动方法和装置
KR100467447B1 (ko) 2001-11-12 2005-01-24 삼성에스디아이 주식회사 플라즈마 디스플레이 패널의 화상 표시 방법 및 그 장치
AU2002365574A1 (en) * 2001-11-21 2003-06-10 Silicon Display Incorporated Method and system for driving a pixel with single pulse chains
FR2836588B1 (fr) * 2002-02-26 2004-05-21 Thomson Licensing Sa Procede d'affichage numerique d'image et dispositif d'affichage numerique
EP1546794A4 (de) * 2002-08-13 2007-03-07 Thomson Licensing Impulsbreitenmodulierte anzeige mit hybridcodierung
US7248253B2 (en) * 2002-08-13 2007-07-24 Thomson Licensing Pulse width modulated display with improved motion appearance
KR100472483B1 (ko) * 2002-11-29 2005-03-10 삼성전자주식회사 의사 윤곽 제거 방법 및 이에 적합한 장치
FR2884640A1 (fr) 2005-04-15 2006-10-20 Thomson Licensing Sa Procede d'affichage d'une image video et panneau d'affichage mettant en oeuvre le procede
EP2264690A1 (de) * 2005-05-02 2010-12-22 Semiconductor Energy Laboratory Co, Ltd. Anzeigevorrichtung und Graustufenantriebsverfahren mit Unterrahmen dafür
US8339428B2 (en) 2005-06-16 2012-12-25 Omnivision Technologies, Inc. Asynchronous display driving scheme and display
US8223179B2 (en) 2007-07-27 2012-07-17 Omnivision Technologies, Inc. Display device and driving method based on the number of pixel rows in the display
US9024964B2 (en) 2008-06-06 2015-05-05 Omnivision Technologies, Inc. System and method for dithering video data
US8228350B2 (en) 2008-06-06 2012-07-24 Omnivision Technologies, Inc. Data dependent drive scheme and display
US8228349B2 (en) 2008-06-06 2012-07-24 Omnivision Technologies, Inc. Data dependent drive scheme and display
JP2012068649A (ja) * 2011-10-21 2012-04-05 Thomson Licensing デジタル光プロジェクションシステムにおけるレインボーアーチファクトの低減

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1994009473A1 (en) * 1992-10-15 1994-04-28 Rank Brimar Limited Display device
CA2113213A1 (en) * 1993-01-11 1994-07-12 Kevin L. Kornher Pixel control circuitry for spatial light modulator
EP0686954A1 (de) * 1994-06-02 1995-12-13 Texas Instruments Incorporated Verbesserungen für räumliche Lichtmodulatoren

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0636182B2 (ja) * 1988-02-06 1994-05-11 大日本スクリーン製造株式会社 画像ファイリング・検索方法および装置

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1994009473A1 (en) * 1992-10-15 1994-04-28 Rank Brimar Limited Display device
CA2113213A1 (en) * 1993-01-11 1994-07-12 Kevin L. Kornher Pixel control circuitry for spatial light modulator
EP0686954A1 (de) * 1994-06-02 1995-12-13 Texas Instruments Incorporated Verbesserungen für räumliche Lichtmodulatoren

Also Published As

Publication number Publication date
EP0698874A1 (de) 1996-02-28
JPH0863122A (ja) 1996-03-08
DE69524502D1 (de) 2002-01-24
JP2007052444A (ja) 2007-03-01
DE69524502T2 (de) 2002-06-06
JP4185129B2 (ja) 2008-11-26
KR100346877B1 (ko) 2004-05-22
TW291632B (de) 1996-11-21

Similar Documents

Publication Publication Date Title
EP0698874B1 (de) Verfahren zum Reduzieren zeitlicher Artefakte in digitalen Videosystemen
US5619228A (en) Method for reducing temporal artifacts in digital video systems
KR100346878B1 (ko) 블럭리셋및보조메모리로다중화된메모리타이밍
US5278652A (en) DMD architecture and timing for use in a pulse width modulated display system
US5663749A (en) Single-buffer data formatter for spatial light modulator
JP4215287B2 (ja) 映像表示システムおよびそのアドレッシング方法
US5497172A (en) Pulse width modulation for spatial light modulator with split reset addressing
US5986640A (en) Display device using time division modulation to display grey scale
US6008785A (en) Generating load/reset sequences for spatial light modulator
US5751264A (en) Distributed duty-cycle operation of digital light-modulators
KR100459053B1 (ko) 영상디스플레이시스템에서아티팩트의제거방법
EP0704835B1 (de) Fehlerdiffusionsfilter für eine DMD-Anzeige
US5812303A (en) Light amplitude modulation with neutral density filters
US20030142274A1 (en) Dmd-based image display systems
US6057816A (en) Display device driving circuitry and method
CN1170881A (zh) 脉宽调制式空间光调制器的位分割
US6226054B1 (en) Global light boost for pulse width modulation display systems
EP0685830A1 (de) Verbesserungen für räumliche Lichtmodulatoren
EP0686954B1 (de) Nicht binäres Pulseweitenmodulationsverfahren für räumliche Lichtmodulatoren
US6081252A (en) Dispersion-based technique for performing spacial dithering for a digital display system
JPH09149350A (ja) 濃度フィルタを有する空間光変調ディスプレイ

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): DE FR GB IT NL

17P Request for examination filed

Effective date: 19960729

17Q First examination report despatched

Effective date: 19990319

GRAG Despatch of communication of intention to grant

Free format text: ORIGINAL CODE: EPIDOS AGRA

GRAG Despatch of communication of intention to grant

Free format text: ORIGINAL CODE: EPIDOS AGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB IT NL

REG Reference to a national code

Ref country code: GB

Ref legal event code: IF02

REF Corresponds to:

Ref document number: 69524502

Country of ref document: DE

Date of ref document: 20020124

ET Fr: translation filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20090708

Year of fee payment: 15

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 20090722

Year of fee payment: 15

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: IT

Payment date: 20100717

Year of fee payment: 16

Ref country code: GB

Payment date: 20100616

Year of fee payment: 16

Ref country code: DE

Payment date: 20100730

Year of fee payment: 16

REG Reference to a national code

Ref country code: NL

Ref legal event code: V1

Effective date: 20110201

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20110331

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20110201

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20100802

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20110718

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20120201

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 69524502

Country of ref document: DE

Effective date: 20120201

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20110718

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20110718