EP0407423B1 - Systeme servant au transfert d'informations binaires - Google Patents

Systeme servant au transfert d'informations binaires Download PDF

Info

Publication number
EP0407423B1
EP0407423B1 EP89903830A EP89903830A EP0407423B1 EP 0407423 B1 EP0407423 B1 EP 0407423B1 EP 89903830 A EP89903830 A EP 89903830A EP 89903830 A EP89903830 A EP 89903830A EP 0407423 B1 EP0407423 B1 EP 0407423B1
Authority
EP
European Patent Office
Prior art keywords
communication line
transmitter
receiver
information
coupling unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP89903830A
Other languages
German (de)
English (en)
Other versions
EP0407423A1 (fr
Inventor
Sten Lundgren
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Lundgren & Nordstrand AB
Original Assignee
Lundgren & Nordstrand AB
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lundgren & Nordstrand AB filed Critical Lundgren & Nordstrand AB
Publication of EP0407423A1 publication Critical patent/EP0407423A1/fr
Application granted granted Critical
Publication of EP0407423B1 publication Critical patent/EP0407423B1/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G08—SIGNALLING
    • G08C—TRANSMISSION SYSTEMS FOR MEASURED VALUES, CONTROL OR SIMILAR SIGNALS
    • G08C15/00—Arrangements characterised by the use of multiplexing for the transmission of a plurality of signals over a common path
    • G08C15/06—Arrangements characterised by the use of multiplexing for the transmission of a plurality of signals over a common path successively, i.e. using time division
    • G08C15/12—Arrangements characterised by the use of multiplexing for the transmission of a plurality of signals over a common path successively, i.e. using time division the signals being represented by pulse characteristics in transmission link

Definitions

  • the present invention relates to a system for transferring binary information between a plurality of transmitters and receivers connected to a common communication line.
  • the system is primarily intended to serve as a communication system for transferring on and off commands to different electrical components in a machine or different electrical units of an installation, but can also be used for a great many other applications where there is need of binary information transfer, and it should be emphasised that the system is not restricted to electrical transmitters of receivers, nor to an electrical communication line.
  • Prior art systems for transferring on and off commands in a machine usually operate with a central unit in the form of a computer which, via an address line and a data line, are connected to all of the transmitters and receivers of the machine.
  • the transmitters may, for example, be switches, photoelectric cells and relays supplying information, on the basis of which the central unit shall supply commands to different receivers, for example relays, motors and solenoid valves.
  • DE-A-2 259 223 discloses a system for transferring binary information in the form of binary data pulses between a plurality of transmitters and receivers, which system comprises a single communication line, a plurality of separate communication groups each group consisting of one of said transmitters and one of said receivers, a coupling unit in each transmitter and in each receiver for connecting said transmitter and said receiver to said single communication line, a counting device in each coupling unit connected to said single communication line for receiving clock pulses therefrom, the coupling units pertaining to each one of said separate communication groups being adapted, after reception by the counting devices of a unique number of said clock pulses predetermined for that communication group, to connect said transmitter and said receiver of that communication group to said single communication line for transferring information from said one transmitter to said one receiver of that communication group.
  • This prior art system uses a central clock generator for generating time channel pulses and cycle pulses.
  • a time channel is opened by the clock generator, a transmitter and a receiver are connected to the communication line and information in the form of a plurality of pulses is transferred from the transmitter to the receiver. Therefore, this system is not well adapted for transferring on and off commands to different electrical components in a machine or different electrical units of an installation.
  • Using the prior art system in such an application would result in an inefficient system, since only one data pulse would be transferred from the transmitter to the receiver in each time channel.
  • the system of DE-A-2 259 223 further uses four different types of signals for transferring information, starting a new time channel and starting a new operating cycle. Therefore, said system is sensitive to noise. Also, the operation of the known system is not possible to be changed during an operation cycle, since there is no co-operation between the transmitters and the clock generator.
  • This system makes it possible to install the different components of a machine together with a single communication line and a current supply line before the machine function is finally specified.
  • the coupling units can be installed and the final machine function established by programming of the coupling units. Further components can be added by supplementary wiring and suitable programming of additional coupling units and any existing coupling units.
  • the communication line can be branched in optional manner, such that e.g. looping will not be necessary.
  • the coupling units are thus generally designed and given their final function by programming.
  • the clock device therefore is integrated into the coupling units, at least one coupling unit of each group being adapted, during transfer of a binary information bit, also to provide a clock pulse supplied to all counting devices.
  • At least one of the coupling units comprises a monitoring device which, in the absence of a clock pulse during a predetermined time interval greater than the normal time interval between clock pulses, supplies a clock pulse to the communication line, such that the defective coupling unit is skipped in the operating sequence of the system.
  • At least one of the coupling units may comprise a resetting device supplying a resetting signal to all counting devices as soon as the main switch of the machine is switched on, i.e. when voltage occurs in the current supply line. Consequently, the system also will always begin operating in one and the same step of its operating sequence.
  • the coupling unit of the transmitter in the last group coupled in the sequence to the communication line comprises a resetting device which supplies a resetting signal to all counting devices via the communication line when that coupling unit couples the associated transmitter to the communication line.
  • the associated receiver When one of the transmitters of the system changes its state, the associated receiver will be supplied with a change command which can be delayed maximally by the time it takes to traverse the operating sequence. According to the invention, however, the reaction time for effecting a transmitter change can be reduced considerably if the coupling unit to a transmitter in a group requiring a very short reaction time, is provided with an interrupt device which, substantially immediately when the transmitter changes its state and independently of the position of the system in the operating sequence, produces a resetting signal supplied to all counting devices via the communication line. Normally, this group should be connected as early in the operating sequence as possible so that, when the associated transmitter changes its state, the accompanying change command will always be carried out within a fraction of the time it takes to traverse the entire operating sequence.
  • a logical network for example a combinatory network, which has a plurality of inputs, optionally has time delays, and has at least one output, and in which each output can be regarded as a transmitter and each input as a receiver which then must first receive its command before the composite condition can be formed.
  • the coupling units pertaining to the inputs of the combinatory network must be placed at an earlier stage in the operating sequence than the coupling units pertaining to the outputs of the combinatory network.
  • one coupling unit may be common to several transmitters and/or receivers which form several groups of transmitters and receivers. This is made possible by connecting a counting device which is common to the groups, to a decoder having a plurality of outputs. The different groups are distinguished by that decoder output which is activated.
  • the system according to the invention is also capable of suplying, in a simple manner, a receiver with information representing a digital value consisting of several binary bits, in that one and the same output from the decoder is consecutively and in several steps of the sequence coupled to the communication line for successively receiving the binary bits.
  • the group affilation of transmitters and receivers can be changed, even during traversing of the operating sequence, in that the programming is controlled by the state of one or more transmitters.
  • the operating sequence can also be made to traverse any one of several parallel branches in response to the state of one or more transmitters.
  • a decoder of the above type also makes it possible to connect the inputs/outputs of a computer to the communication line without complicated input/output circuits.
  • Fig. 1 illustrates schematically an information transfer system according to prior art technique.
  • Fig. 2 illustrates schematically an information transfer system according to the invention.
  • Fig. 3 illustrates a simple embodiment of a coupling unit comprised by the system of the invention.
  • Fig. 4 illustrates the signal waveforms appearing in Fig. 3.
  • Fig. 5 illustrates a more complete embodiment of a coupling unit comprised by the system of the invention.
  • Fig. 6 is a block diagram of a coupling unit for several groups of transmitters and receivers.
  • Fig. 7 is a block diagram showing the connection of a computer to the system.
  • Fig. 8 illustrates an alternative clock device.
  • the prior art control system as shown in Fig. 1 comprises a central unit 1 in the form of a computer from which an address line 2 and a data line 3 extend.
  • a receiver 5 and a transmitter 6 are connectible to the data line 4 via connecting units 4, 4'.
  • the connecting units 4, 4' are connected both to the address line 2 and to the data line 3 and comprise, more particularly, an address decoder 7, 7' and a gate 8, 8'.
  • the address decoder 7, 7' also controls the state of the gate 8, 8'.
  • the transmitter 6 may be, for example, a switch, and the receiver 5 a solenoid valve.
  • the central unit 1 controls the on-off switching of the receiver 5 connected to the output of the gate 8 by transmitting the unique address of the address decoder 7 on the address line 2 and by transmitting, at the same time as the address decoder 7 opens the gate 8, a data signal on the data line 3.
  • the data signal indicates whether on-switching or off-switching is to occur, and is supplied, via the gate 8, to the receiver 5.
  • the central unit 1 can thus control on-off switching of an optional number of electrical components or units connected, each via one connecting unit responding to a unique address, to the data line 3 and the address line 2.
  • the central unit 1 can also draw information from the transmitter 6.
  • the connecting unit 4' is similar to the connecting unit 4, but the communication direction through the gate 8' is opposite to the direction through the gate 8.
  • the addresses of all address decoders 7, 7' are mutually different, such that the central unit 1 communicates only via one connecting unit 4, 4' at a time.
  • the data line 3 is divided into two lines, one of which serves to feed data from the central unit 1, while the other serves to transfer data into the central unit 1.
  • the information transfer system of the present invention which is schematically illustrated in Fig. 2, is, like the prior art system, intended for a plurality of receivers, of which only the receiver 5 is shown, and a plurality of transmitters, of which only the transmitter 6 is shown. Furthermore, it comprises a data line 9 and a clock line 9' on which clock pulses are supplied by a clock 10.
  • the receiver 5 and the transmitter 6 are connectible to the data line 9 by means of a coupling unit 11 and 11', respectively, also connected to the clock line 9'.
  • the coupling units 11, 11' include a counting device comprising a counter 12, 12' and a decoder 13, 13'. The counting devices control the state of a gate 14 and 14', respectively, by which the receiver 5 and the transmitter 6 can be connected to the data line 9.
  • the decoders 13, 13' are set to detect one and the same unique address. This means that the gate 14 in the coupling unit 11 is opened at the same time as the gate 14' of the pertaining coupling unit 11', and an input signal from the transmitter 6 is transferred via the data line 9 to the receiver 5. The receiver 5 thus is switched on or off in response to the value of the input signal from the transmitter 6. It will be realised that the system according to the invention makes it possible to arrange a very large number of pairs of coupling units 11, 11' in optional positions along the data and clock lines 9, 9'.
  • the coupling units of several receivers can have the same address so that one transmitter can control several receivers at the same time. In a special case, there need be no receiver for a transmitter.
  • coupling units belonging together need not be positioned adjacent one another, but may be placed at optional distances from one another along the lines 9, 9'.
  • the communication line therefore comprises a data line (line 9), a clock line (line 9') and a reset line (not shown).
  • the clock 10 is preferably integrated in all coupling units, each data pulse being utilised also as a clock pulse, while the resetting signal is a specially shaped signal.
  • the information transfer system operates sequentially in a number of successive steps, and in each step a group of coupling units having the same address are connected to one another for a short time interval via the communication line, whereupon the next group of coupling units in the same way connects the associated transmitters and receivers to the communication line etc.
  • FIG. 3 One embodiment of the coupling units 11, 11' included in the system of the invention is shown in Fig. 3, and some of the signal waveforms occurring therein are shown in Fig. 3.
  • the coupling unit shown in Fig. 3 is switchable so that it can operate either as the coupling unit 11 or as the coupling unit 11' in Fig. 2. This is achieved by setting the logical value in a point 15 of the unit. A transmitter or a receiver is connectible in a connecting point 16 forming the output to a receiver, if the logical value in point 15 is set to equal "1", and the input from a transmitter if the logical value in the point 15 is set to equal "0".
  • the coupling unit transfers signals to a communication line 17 which is a single-wire conductor, via a transistor unit 8 with an output connected to the communication line 17 and two inputs connected to a line 19 and a line 20, respectively. Furthermore, the coupling unit receives information from the communication line 17 via an optocoupler unit 21 having an input connected to the communication line 17 and two outputs each connected to one line 22 and 23, respectively.
  • the signals occurring on the communication line 17 are either positive pulses or negative pulses.
  • a positive pulse on the communication line 17 results in a positive pulse on the line 23, while a negative pulse on the line 17 results in a positive pulse on the line 22.
  • a positive pulse on the line 19 will generate a negative pulse on the line 17, while a positive pulse on the line 20 generates a positive pulse on the line 17.
  • the pulses supplied from the line 17 are fed via the lines 22 and 23 on the one hand to the reset input 24 and the clock input 25 of the counter 12 and, on the other hand, to an input to an AND gate 26.
  • the pulses on the line 23 are supplied to a data input 27 to a latch circuit 28. All pulses on the lines 22 and 23 are supplied to the clock input 25 of the counter 12, while the reset input 24 receives a pulse only when a pulse on the line 22 and a pulse on the line 23 occur with a short time interval determined by a time circuit 29.
  • the time circuit 29 is, like the other time circuits of the coupling unit, a monostable flip-flop which is triggered on the downward flank of incoming trigger pulses and on its output supplies a positive pulse of predetermined length, said pulse being supplied to an input to an AND gate 30, the other input of which is supplied with the pulses, combined via an OR gate 31, on the lines 22 and 23.
  • the output of the decoder 13 is connected to the other input to the gate 26, the output of which is connected to the trigger input to a second time circuit 32.
  • the time circuit 32 can be actuated by the output signal from the gate 26 if it is activated because the point 15 has been set to logical "0".
  • the output of the decoder 13 is also connected to the read input to the latch circuit 26, the output of which is connected to the input to a NAND circuit 33.
  • the other input to the gate 33 is connected to the point 15.
  • the input of the gate 33 is connected to the base of a transistor 34, the collector of which is connected to the output/input 16.
  • One input of an OR gate 35 is connected to the output from the time circuit 32, and the other input to the output from an AND gate 36, one input of which is connected to a RC circuit 37, the other input of which is connected to a programming point 38, the logical value of which decides whether or not the coupling unit pertains to the last step of the operating sequence.
  • the output of the gate 35 is connected to the trigger input to a third time circuit 37, the output of which is connected to the trigger input to a fourth time circuit 40 and to one input of each of two AND gates 41 and 42.
  • the time circuit 40 is active or inactive depending upon the logical value in point 38. Its output is connected to one input to an OR gate 43, the output of which is connected to the line 19.
  • the input/output 16 is also connected to the input to an inverter 44 and to the other input to the gate 42.
  • the output of the inverter 44 is connected to the other input to the gate 41.
  • the output pulse from the time circuit 39 is supplied to the trigger input to the time circuit 40, the output pulse from the time circuit 40 will be supplied to the line 19 via the gate 43 and thus cause a negative pulse on the communication line 17 immediately after the positive pulse.
  • This pulse combination is utilised as a resetting signal in the system and is shown in Fig. 4 in the signal waveform I. The resetting signal will reset, in the manner described above, the counter 12 in all coupling units of the system.
  • the output signal from the time circuit 32 has the appearance shown as waveform IV in Fig. 1 and triggers the time circuit 39, whereby - if the level on the input 16 for example is high - the output pulse from the time circuit 39 is supplied via the gate 42 to the line 20 where a pulse having the waveform V in Fig. 4 appears. In this manner, a positive pulse is generated on the communication line 17, as shown by waveform I in Fig. 4.
  • This pulse is supplied to all counters 12 as a clock pulse, and in the coupling unit whose decoder is set at count 0 and whose circuit point 15 has the logical level 1 (i.e. where the circuit point 16 is the output to a receiver not shown), the downward flank of waveform II will read in the value of the signal waveform VI in the latch circuit 28, in this case "1". This means that the signal waveform VII in Fig. 4 will appear on the output of the latch circuit 28, the output of the gate 33 will be logical "0", and a high level will be generated on the output 16.
  • the output from the latch circuit 28 would have been set at the logical value "0", and thus the level of the output 16 would have been low.
  • the more generally formed variant, illustrated in Fig. 5, of the coupling unit 11, 11' contains essentially the same components as the coupling unit according to Fig. 3 and, in addition, two further component blocks A and B. Where applicable, the same reference numerals have been used in Figs. 3 and 5.
  • the block A primarily replaces the circuit point 38 in Fig. 3, but has also a starting function and a monitoring function.
  • the block B enables interruption and restarting of the operating sequence before this has reached its normal end.
  • the RC circuit 37 in Fig. 5 is connected to the reset input to a bistable flip-flop 45, the set input of which is connected to the output from the gate 30.
  • the Q output of the flip-flop 45 is connected to the input to an AND gate 46, the other input of which is connected to the output from the gate 31, and the output of which is connected to the clock input 25 of the counter 12.
  • the Q output of the flip-flop 45 is connected to an input to an OR gate 47, the other input of which is connnected to the output from the gate 30, and the output of which is connected to the reset input of the counter 12 and, furthermore, to the reset input to a counter 48 in the block A.
  • the RC circuit 37 is further connected to an inverter 49, the output of which is connected to an input to an AND gate 50, the other input of which is connnected to the output of the gate 31, and the output of which is connected to an input 51 to the block A.
  • the block A has outputs 52-55 and contains, besides the counter 48 with a clock input 56, four time circuits 57-60, two OR gates 61, 62 and a selector circuit 63 with e.g. two settable final value circuit points 64, 65. These components are connected in the manner shown in Fig. 5.
  • the block B has inputs 66, 67 which are connnected to the lines 22 and 23, respectively, and an input 68 which is connected to the circuit point 16.
  • the block B also has an output 69 connected to the input side of the OR gate 43, and an output 70 connected to the input side of an OR gate 71 connected between the gate 42 and the line 20.
  • the block B comprises three time circuits 72-74, eight gates 75-82 and a settable interrupt circuit point 83 interconnected in the manner shown in Fig. 5.
  • the coupling unit in Fig. 5 finally, comprises three gates 84-86 on the input side of the time circuit 40 and a gate 87 on the output side thereof.
  • Fig. 5 does not show the communication line 17, the transistor unit 18 and the optocoupler unit 21.
  • each RC circuit When the voltage in the system comprising the coupling unit according to Fig. 5 is switched on, each RC circuit generates a pulse which, via the flip-flop 45, directly resets the counters 12 and 48 and blocks the clock input 25 to the counter 12.
  • the pulse from the RC circuit 37 furthermore prevents, via the gates 49, 50, triggering of the time circuits 58-60 in the block A.
  • the input 16 has the logical value "0", and one of the circuit points 64, 65 has the logical value "1", for which reason the time circuit 39 is triggered on the downward flank of the pulse of the RC circuit 37, and then also the time circuit 40.
  • Two pulses of opposite polarities are thus supplied successively via the gates 43 and 71 and the lines 19, 20 to the communication line 17 and from there to the lines 22, 23 of all coupling units, whereby the selected time circuit or circuits 58-60 are started on the downward flank of the first recurring pulse and open the gate 87 for feeding the second pulse to the communication line 17.
  • the said second pulse will reset the flip-flop 45 in every coupling unit so that its Q output will be "1", but without indexing the counter 12.
  • the operating sequence is now traversed in the same manner as for the coupling unit according to Fig. 3.
  • the block A can also operate as a monitoring device in case one or more clock pulses fail to appear on the communication line.
  • the signal level on the output from any of the time circuits 58, 60 will, contrary to what is normal, change to "0", whereby the time circuit 57 is triggered and a clock pulse is fed to the communication line 17 via the gate 43 and the line 19. In this manner, the defective coupling unit is skipped, and the operating sequence continues. If the last coupling unit of the sequence should be passed, for example because of an interference, the counter 48 will be indexed and, together with the time circuit 57, generate a resetting signal so that the operating sequence is restarted from its first step.
  • coupling units can have the monitoring device connected for different delays, i.e. with each timing circuit 58-60 activated via the circuit points 64, 65 and the selector 63. Upon failure of a coupling unit with connected delay, monitoring is ensured by another coupling unit with a connected longer dealy.
  • the block B in Fig. 5 constitutes an interrupt device which substantially immediately when the signal level on the input 16 changes, and independently of the position of the system in the operating sequence, produces a resetting signal supplied to all counters 12 via the communication line 17. This is achieved by imparting to the circuit point 83 of a coupling unit the logical value "1". Such a change in the signal level on the input 16 causes a triggering of the time circuit 72 and then of the time circuit 73 or 74 in response to the level on the inputs 66 and 67, respectively.
  • a pulse having a polarity opposite to that of the pulse that caused the triggering of the time circuit 73 or 74 is supplied via the outputs 69 and 70, respectively, to the communication line 17 so that a resetting signal is generated.
  • Fig. 6 illustrates a further embodiment of a coupling unit in the system of the invention.
  • all components between the lines 19, 20, 22, 23, a decoder 13'' and an output/input 16 with transistor 34 and optocoupler 88 are shown only in the form of a block 89.
  • a counter 12 and indicators 90 are shown which indicate the signal level on the inputs/outputs 16.
  • the decoder 13'' has a plurality of outputs connected to the block 89, and the block 89 has a corresponding number of outputs connected each to one transistor 34, and a corresponding number of inputs which, via the optocouplers 88, are connectible each to one of the inputs 16 and each to one indicator 90.
  • one coupling unit can be common to a plurality of transmitters and/or receivers which form several transmitter and receiver groups.
  • the coupling unit shown in Fig. 6 is also capable of transferring information representing a digital value formed by several binary bits, by connecting one and the same output from the decoder 13'' and thus from the block 89 to the communication line 17 in several consecutive steps in the operating sequence of the system, whereby the receiver at issue can be successively supplied with the binary information bits.
  • the coupling unit shown in Fig. 6 can also be used for repeatedly connecting one or more transmitter and receiver groups during one and the same operating sequence, i.e. at intervals which are shorter than the sum of the clock pulse intervals during an operating sequence.
  • the group affiliation of transmitters and receivers can be changed dynamically, i.e. while the operating sequence is traversed and in response to the development thereof.
  • the programming inputs 91 can be controlled by the state of one or more transmitters.
  • Fig. 7 illustrates an embodiment of a coupling unit suitable for connection of an external computer 92 to the system according to the invention.
  • the decoder 13'' controls a data exchange 93 having its input side connected to a plurality of latch circuits 94 via which the computer 92 can carry out two-way communication with the system according to the invention.
  • Fig. 8 shows an alternative clock device which also is integrated into the coupling units, but consists of a preferably crystal-controlled oscillator 95 in each coupling unit.
  • the oscillator 95 is connected to the clock input of the counter 12 via a divider 96 which is reset every time a resetting signal appears on the output of the gate 30.
  • system according to the invention is applicable to several sub-systems which can operate independently of one another, but can also communicate with one another via the coupling units according to the invention.
  • one or more of the transmitters and the associated receivers can be arranged, upon activation via their counting device and decoder, to transmit and receive binary information consisting of several binary information bits.
  • the individual circuits of the system according to the invention can, of course, be replaced by equivalent circuits; for example, the time circuits may comprise counters.

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Small-Scale Networks (AREA)
  • Communication Control (AREA)
  • Radar Systems Or Details Thereof (AREA)
  • Logic Circuits (AREA)
  • Meter Arrangements (AREA)
  • Non-Silver Salt Photosensitive Materials And Non-Silver Salt Photography (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
  • Selective Calling Equipment (AREA)
  • Arrangements For Transmission Of Measured Signals (AREA)

Claims (8)

  1. Système de transfert d'information permettant de transférer une information binaire sous la forme d'impulsions de données binaires entre une pluralité d'émetteurs (6) et de récepteurs (5), lequel système comprend :
       une unique ligne de communication (17) ;
       une pluralité de groupes de communication séparés, chaque groupe étant constitué par l'un desdits émetteurs (6) et par au moins l'un desdits récepteurs (5) ;
       une unité de couplage (11 ; 11') dans chaque émetteur et dans chaque récepteur pour connecter ledit émetteur et ledit récepteur à ladite unique ligne de communication ;
       un dispositif de comptage (12, 13 ; 12', 13') dans chaque unité de couplage connecté à ladite unique ligne de communication pour en recevoir des impulsions d'horloge ;
       les unités de couplage appartenant à chacun desdits groupes de communication séparés étant conçues, après réception par les dispositifs de comptage d'un unique nombre desdites impulsions d'horloge prédéterminées pour ce groupe de communication, pour connecter ledit émetteur et ledit au moins un récepteur de ce groupe de communication à ladite unique ligne de communication pour transférer une information depuis ledit émetteur considéré jusqu'audit au moins un récepteur considéré de ce groupe de communication,
       caractérisé en ce que :
       chacun des émetteurs (6), lorsqu'il est connecté à ladite unique ligne de communication (17), est conçu pour générer consécutivement une impulsion d'horloge en tant qu'impulsion de données binaires représentative de l'information qui est transférée à tous les dispositifs de comptage (12, 13 ; 12', 13') via ladite unique ligne de communication en tant qu'impulsion d'horloge et audit au moins un récepteur en tant qu'impulsion représentative de l'information,
       chacune d'entre plusieurs desdites unités de couplage (11 ; 11') comprend un dispositif de surveillance (A) qui, en l'absence d'une impulsion d'horloge pendant un intervalle temporel prédéterminé, applique une impulsion d'horloge à ladite unique ligne de communication (17) ; et
       une unité de couplage (11, 11') dans le groupe de communication connecté en dernier suivant la séquence à ladite unique ligne de communication comprend un dispositif de remise à l'état initial (38 ; A) pour appliquer un signal de remise a l'état initial à tous les dispositifs de comptage (12, 13 ; 12', 13') via ladite unique ligne de communication (17) lorsque ce groupe de communication est connecté à ladite unique ligne de communication.
  2. Système de transfert d'information selon la revendication 1, caractérisé en ce qu'au moins l'une desdites unités de couplage (11 ; 11') comprend un dispositif de remise à l'état initial (37) pour appliquer un signal de remise à l'état initial à tous les dispositifs de comptage (12 ; 12') via l'unique ligne de communication (17) suite au démarrage du système de transfert d'information.
  3. Système de transfer d'information selon la revendication 1 ou 2, caractérisé en ce que, dans au moins un groupe, l'unité de couplage (11') de l'émetteur (6) comprend un dispositif d'interruption (B) pour générer un signal de remise a l'état initial appliqué via l'unique ligne de communication (17) à tous les dispositifs de comptage (12, 13 ; 12', 13') si une information qui doit être transférée depuis ledit émetteur change.
  4. Système de transfert d'information selon l'une quelconque des revendications 1 à 3, caractérisé par un réseau logique comportant une pluralité d'entrées et au moins une sortie, ledit réseau formant un émetteur (6) pour chaque sortie et un récepteur (5) pour chaque entrée.
  5. Système de transfert d'information selon l'une quelconque des revendications 1 à 4, caractérisé par un autre groupe de communication comprenant une unité de couplage comportant un dispositif de compteur (12) qui est connecté à un décodeur (13'') comportant une pluralité de sorties et ainsi, l'unité de couplage est commune à une pluralité d'émetteurs (6) et/ou de récepteurs (5).
  6. Système de transfert d'information selon la revendication 5, caractérisé en ce que le décodeur (13'') est établi pour coupler le récepteur (5'') de la seule et même sortie consécutivement ou selon des intervalles prédéterminés qui sont plus courts que la somme des intervalles d'impulsions d'horloge à la ligne de communication (17) pour recevoir réspectivement une valeur représentée par plusieurs bits binaires et le bit d'information de l'émetteur un nombre correspondant de fois pendant chaque séquence de fonctionnement.
  7. Système de transfert d'information selon la revendication 5, caractérisé en ce que le décodeur (13'') est programmable.
  8. Système de transfert d'information selon l'une quelconque des revendications 1 à 7, caractérisé en ce que les impulsions d'horloge représentant une information de données binaires présentent l'une ou l'autre de deux polarités opposées.
EP89903830A 1988-03-14 1989-03-13 Systeme servant au transfert d'informations binaires Expired - Lifetime EP0407423B1 (fr)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
SE8800896A SE460751B (sv) 1988-03-14 1988-03-14 System foer oeverfoering av binaer information mellan ett flertal givare och mottagare
SE8800896 1988-03-14
PCT/SE1989/000123 WO1989008958A1 (fr) 1988-03-14 1989-03-13 Systeme servant au transfert d'informations binaires

Publications (2)

Publication Number Publication Date
EP0407423A1 EP0407423A1 (fr) 1991-01-16
EP0407423B1 true EP0407423B1 (fr) 1994-06-01

Family

ID=20371670

Family Applications (1)

Application Number Title Priority Date Filing Date
EP89903830A Expired - Lifetime EP0407423B1 (fr) 1988-03-14 1989-03-13 Systeme servant au transfert d'informations binaires

Country Status (7)

Country Link
EP (1) EP0407423B1 (fr)
JP (1) JP2766013B2 (fr)
AT (1) ATE106644T1 (fr)
AU (1) AU3298689A (fr)
DE (1) DE68915759T2 (fr)
SE (1) SE460751B (fr)
WO (1) WO1989008958A1 (fr)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FI90483C (fi) * 1992-05-27 1994-02-10 Abb Stroemberg Kojeet Oy Tiedonsiirtomenetelmä häiriöllisessä ympäristössä toimivaa toimilaitejärjestelmää varten

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2259223A1 (de) * 1972-12-04 1974-06-27 Licentia Gmbh Schaltungsanordnung zum verbinden einer mehrzahl von binaere informationen abgebende als auch aufnehmende einrichtungen
US4199661A (en) * 1978-05-05 1980-04-22 Control Data Corporation Method and apparatus for eliminating conflicts on a communication channel
DE2837214A1 (de) * 1978-08-25 1980-03-06 Siemens Ag Anordnung zum uebertragen von digitalen datensignalen
EP0023105A1 (fr) * 1979-07-06 1981-01-28 WARD & GOLDSTONE LIMITED Système et procédé pour le traitement d'information multiplex
JPS61210738A (ja) * 1985-03-14 1986-09-18 Nissan Motor Co Ltd 車両用信号通信装置
JPS61224534A (ja) * 1985-03-28 1986-10-06 Nissan Motor Co Ltd 多重伝送装置
JPS61263345A (ja) * 1985-05-17 1986-11-21 Nissan Motor Co Ltd 多重伝送装置
DE3534216A1 (de) * 1985-09-25 1987-04-02 Bayerische Motoren Werke Ag Datenbussystem fuer fahrzeuge

Also Published As

Publication number Publication date
JPH03503469A (ja) 1991-08-01
SE460751B (sv) 1989-11-13
DE68915759T2 (de) 1994-09-15
SE8800896D0 (sv) 1988-03-14
WO1989008958A1 (fr) 1989-09-21
DE68915759D1 (de) 1994-07-07
AU3298689A (en) 1989-10-05
EP0407423A1 (fr) 1991-01-16
ATE106644T1 (de) 1994-06-15
JP2766013B2 (ja) 1998-06-18
SE8800896L (sv) 1989-09-15

Similar Documents

Publication Publication Date Title
US5726988A (en) Module with data verification for a serial multiplex data system
US4608661A (en) Programmable sequence controller
US4628440A (en) Electrical appliance control
US4019172A (en) Central supervisory and control system generating 16-bit output
US3470542A (en) Modular system design
US4897834A (en) Bit oriented communications network
US3882465A (en) Remote control system having command and address signals
US4155075A (en) Remote control system for selective load switching, specifically for automotive vehicles
US3781792A (en) Error detection in communication system by repetition of data
US3374309A (en) Duplex way station selector
EP0407423B1 (fr) Systeme servant au transfert d'informations binaires
EP0276076A2 (fr) Commutateur de signaux numériques
US3816796A (en) Traffic signal control system
US6425030B1 (en) Serial data-and control-bus with distribution voltage
US4386426A (en) Data transmission system
EP0237680A2 (fr) Système de distribution et de combinaison d'événements
US4204189A (en) System for long distance transmission of signals in both directions
SU1104572A1 (ru) Устройство дл приема информации
KR910000875B1 (ko) 프로그램어블 로직콘트롤러에서 입출력 모듈의 번지지정이 필요없는 직렬 데이타 전송방법 및 장치
SU1564623A1 (ru) Многоканальное устройство тестового контрол логических узлов
SU1280422A1 (ru) Устройство дл телеуправлени
SU1423982A1 (ru) Устройство дл программного управлени технологическим оборудованием
SU1164670A1 (ru) Устройство дл контрол параметров объекта
SU1265972A1 (ru) Устройство дл формировани импульсов
RU2006955C1 (ru) Система дистанционного управления объектами

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 19900907

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE CH DE FR GB IT LI LU NL

17Q First examination report despatched

Effective date: 19920907

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE CH DE FR GB IT LI LU NL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED.

Effective date: 19940601

Ref country code: NL

Effective date: 19940601

Ref country code: BE

Effective date: 19940601

REF Corresponds to:

Ref document number: 106644

Country of ref document: AT

Date of ref document: 19940615

Kind code of ref document: T

REF Corresponds to:

Ref document number: 68915759

Country of ref document: DE

Date of ref document: 19940707

ET Fr: translation filed
NLV1 Nl: lapsed or annulled due to failure to fulfill the requirements of art. 29p and 29m of the patents act
PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19950331

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: AT

Payment date: 19990330

Year of fee payment: 11

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 19990401

Year of fee payment: 11

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: CH

Payment date: 19990408

Year of fee payment: 11

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 19990409

Year of fee payment: 11

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 19990413

Year of fee payment: 11

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20000313

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20000313

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20000331

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20000331

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20000313

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20001130

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20010103