EP0312531B1 - Display processor for use with a computer - Google Patents

Display processor for use with a computer Download PDF

Info

Publication number
EP0312531B1
EP0312531B1 EP87903982A EP87903982A EP0312531B1 EP 0312531 B1 EP0312531 B1 EP 0312531B1 EP 87903982 A EP87903982 A EP 87903982A EP 87903982 A EP87903982 A EP 87903982A EP 0312531 B1 EP0312531 B1 EP 0312531B1
Authority
EP
European Patent Office
Prior art keywords
color map
display
memory
display processor
addresses
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP87903982A
Other languages
German (de)
English (en)
French (fr)
Other versions
EP0312531A1 (en
Inventor
James Vig Sherrill
David Leroy Sprague
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from GB868614874A external-priority patent/GB8614874D0/en
Application filed by Intel Corp filed Critical Intel Corp
Publication of EP0312531A1 publication Critical patent/EP0312531A1/en
Application granted granted Critical
Publication of EP0312531B1 publication Critical patent/EP0312531B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/02—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the way in which colour is displayed
    • G09G5/06—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the way in which colour is displayed using colour palettes, e.g. look-up tables

Definitions

  • the invention relates to improved display processors, as for use with computers, for translating pixel data from image memories into linear codes descriptive of the amplitudes of primary color components of image pixels.
  • Primary color components representing an image may be the additive primary color components red, green and blue, for example.
  • these primary color components may be a luminance-only primary color and two chrominance-only primary colors, which by appropriate color matrixing can be converted to the additive primary colors.
  • the invention can even have application to display processors operating with only one primary color component, such as luminance-only primary color.
  • images are stored in image memory according to bit-map-organization.
  • Each picture element or "pixel” is stored in a respective location in image memory.
  • the image memory storage locations are addressed sequentially in synchronism with the tracking of scan lines on the computer display monitor; which conventionally uses a raster-scanned cathode ray tube or kinescope.
  • the image memory is often included in the computer main memory, which is generally a dynamic memory.
  • the display processor receives display information from an output port of the main memory.
  • Recently so called video random access memories (VRAMs) have become commercially available.
  • VRAMs are dual-ported memories having a random access input/output port and having a serial output port.
  • This serial output port is at the end of a shift register in main memory, the successive stages of which shift register are side-loaded in parallel with descriptions of a scan line of successive image pixels during retrace intervals preceding line retrace intervals.
  • the time taken for side-loading is essentially the same as the time for reading out from the random access port, but all the locations in a row are read out in parallel.
  • this shift register is serially read out through the serial output port during each line trace interval.
  • the shift register can be operated at high shift rate to supply pixel data at video rates, without the memory consuming excessive power. To get apparently higher shift rates, while keeping power consumption under control, the shift register can be constructed for banked operation using poly-phase shift clocks. Successive locations in the dual ported memory can be read row by row through the serial output port of the dual-ported memory at much higher rates than the normal duty cycle of the memory operated for writing into or reading from a location via the random access port.
  • the other port of the main memory is the random access input/output port.
  • This random access port is available for writing data into memory or reading data out of memory. Using this random access port, image data can be written into or deleted from the portions of computer main memory assigned to be the image memory. Also, this random access port is customarily used for access to computer main memory for computational tasks other than supporting the display. The cycle times for writing into and reading out from this random access port are much longer than one cycle of the pixel scan rate frequency, in dual-ported memories presently available.
  • Each of the pixel descriptions stored in image memory could comprise linear codings of the primary color components, but this usually involves long codes.
  • a respective color map memory is provided for storing values of each of the primary color components.
  • the image memory stores pixel descriptions which are "pointers" used as read addresses for the color map memories.
  • a short read address code can access multi-bit linear codings of each of the primary color components to describe any color closely.
  • One of the primary color components may be selected to be a luminance-only component.
  • a map memory storing values of luminance-only component is sometimes called a luminance map memory, and only the map memories storing values of the other two primary color components are referred to as color map memories.
  • color map memory will be used generically for both types of map memories.
  • the color map memories are customarily operated as read-only memories during display. But it has been found convenient in the prior art to alter the contents of the color map memories to more closely fit the needs of a particular display. So, the color map memories are usually random access memories operated as read-only memories during display. These color map memories have in the prior art been re-written using data from the random access port of computer main memory. This places substantial constraints on the rate at which the color map memories may be rewritten. The complete re-writing of color map memories with many entries is convenient to do only during field retrace intervals in the display and is the custom in the prior art. Re-writing of color map memories with few entries has been done, but normally the field retrace interval has been too short to substantially re-write the color map memories.
  • the present inventors advocate instead the re-writing of the color map memories from the serial output port of video random-access memory used as computer main memory or as an image memory.
  • the color map memories are random access memories that are smaller than the video random-access memory, which allows the cycle of operation at their random access input/output ports to be short enough in duration that these memories will accept pixel data at pixel scan rates from the serial output port of the video random-access memory. Accordingly, the color map memories can be re-written in their entirety or in substantial fraction of their entirety during display line retrace intervals. This capability permits new modes of display operation.
  • VRAM video random-access memory
  • Drawing processor 11 includes an internal random access memory for storing micro instructions in microcode, a microcode address sequencer, and a microcode decoder. It includes a collection of functional blocks known collectively as a "datapath".
  • the datapath includes arithmetic and storage units similar to those found in a general purpose processor. These functional blocks perform the mathematical and logical operations needed to produce the bit maps stored in the image memory portions of VRAM 10.
  • the datapath can include a two-dimensional spatial interpolator for pixels.
  • Drawing processor 11 determines the partitioning of VRAM 10 between image and non-image portions thereof, and that partitioning can be programmable.
  • Drawing processor 11 can take in video data from the computer main system bus 12 and supply it via a bus 13 for writing into VRAM 10. Drawing processor 11 generates the addresses supplied via an address bus 14 as write addresses to VRAM 10 during this writing procedure.
  • a general-purpose processor 15 such as a commercially available microprocessor, has access to main system bus 12. So processor 15 can write into VRAM 10 through drawing processor 11. More particularly, it can write into portions of the VRAM 10 partitioned by drawing processor 11 for use other than image storage. Drawing processor 11 will also permit processor 15 to access VRAM 10 random access port for reading data therefrom.
  • a display processor 16 receives data from the serial output port of VRAM 10 via a bus 17 and generates digital signals descriptive of the analog drive signals to be applied to the display monitor kinescope 18, shown as being a color kinescope. These digital signals are respectively converted to continuous analog signals by digital-to-analog converter (DAC) circuitry 19. If these analog signals are not descriptive of red, green and blue additive-primary-color components, color matrixing circuitry 20 is customarily used to convert them to these additive-primary-color components. Video amplifiers 21, 22 and 23 provide amplified responses to these additive-primary-color component signals, which amplified responses are applied as drive signals to kinescope 18.
  • DAC digital-to-analog converter
  • analog signals from digital to analog converter circuitry 19 are invariably descriptive of red, green and blue additive-primary-color components, these signals may be applied directly to the inputs of video amplifiers 21, 22 and 23; and the color matrixing circuitry 20 may be dispensed with.
  • Display processor 16 includes therewithin synchronizing signal generation circuitry for generating horizontal synchronizing (H SYNC) and vertical synchronizing (V SYNC) pulses. The timing of these pulses is determined by counting the oscillations of a master clock generator.
  • the H SYNC and V SYNC synchronizing pulses are supplied to a deflection generator 24 which generates the deflection signals applied to the deflection apparatus of kinescope 18, shown in FIGURE 1 as comprising a horizontal deflection coil 25 and vertical deflection coil 26.
  • the counting of oscillations of the master clock generator which oscillates at a frequency that is a multiple of pixel scan rate, also generates trains of a pixel scan rate pulses that are supplied from display processor 16 to VRAM 10. These trains of pulses forward clock the shift register supplying the serial output port of VRAM 10 with pixel data to be transmitted via bus 17 to display processor 16.
  • the counting of oscillations of the master clock generator also generates update requests transmitted from display processor 16 to drawing processor 11 via a plural-bit bus 28.
  • Drawing processor 11 includes a sequencer which steps through successive image memory row addresses as update requests are received. At each update request received, the row address is supplied from drawing processor 11 to VRAM 10 via address bus 14, and drawing processor 11 issues a command via connection 29 to VRAM 10 for parallelly loading the successive stages of the shift register which will subsequently supply the data sequentially to VRAM 10 serial output port.
  • Display processor 16 count-down circuitry also supplies via bus 28 instructions to reset the row address sequencer in drawing processor 11 after each frame of display.
  • Display processor 16 includes pixel unwrapping circuitry for dividing into successive pixels the data transmitted to it via bus 17 from VRAM 10 serial output port, supposing that the data is transmitted in increments other than per pixel.
  • This pixel unwrapping circuitry includes parallel storage for the bits in two (or in one and a part) successive read-outs from VRAM 10 serial output port.
  • the pixel unwrapping circuitry includes a multiplexer for selecting pixels at pixel scan rate, which multiplexer is under control of a sequencer.
  • FIGURE 2 is useful in understanding how color map memories 31, 32 and 33 are employed in display processor 16 and how in the invention these color map memories are re-written from the serial output port of VRAM 10.
  • FIGURE 2 the successive data read out from VRAM 10 serial output port and routed via bus 17 to display processor 16 are supplied to a pixel unwrapper 34, supposing VRAM 10 serial output is not furnished on a per pixel basis.
  • Successive pixel descriptions, or pixel codes, supplied from pixel unwrapper 34 (or from bus 17 when pixel unwrapper 34 is not necessary because VRAM 10 serial output is invariably furnished on a per pixel basis) are successively admitted (one each pixel scan rate cycle) into a pixel input latch 35.
  • Color map read/write control circuitry 36 controls the reading and writing of the color map memories 31, 32 and 33.
  • a display sync generator 40 in display processor 16 supplies to control circuitry 36 the timing information required to determine whether or not the display is being currently written using read-outs from color map memories 31, 32 and 33. If the display is not being so written, the color map read/write control circuitry 36 is conditioned to receive the color map writing instructions VRAM 10 has supplied to input pixel latch 35.
  • color map read/write control circuitry 36 establishes a first voltage condition (e.g. a ONE) on its connection 37 to color map memories 31, 32 and 33; to address multiplexers 41, 42 and 43; and to input/output multiplexers 44, 45 and 46. This first voltage conditions color map memories 31, 32 and 33 to be read.
  • a first voltage condition e.g. a ONE
  • Input/output multiplexers 44, 45 and 46 are conditioned to connect the respective input/output busses 47, 48 and 49 of color map memories 31, 32 and 33 to deliver, as respective read outputs, the first, second and third primary color outputs in digital form to respective primary color component output terminals.
  • Address multiplexers 41, 42 and 43 are conditioned to connect the address inputs of color map memories 31, 32 and 33 to respective outputs of a formatter 38, rather than to the output of an address scanning generator 39 used during the writing of color map memories 31, 32 and 33.
  • formatter 38 supplies addresses to color map memories 31, 32 and 33 which decode the portions of the pixel codes respectively descriptive of the first, second and third primary color components.
  • Formatter 38 selects a first portion of the pixel code supplied to it from the pixel input latch 35, for address multiplexer 41 to apply as a read address to color map memory 31.
  • Formatter 38 selects a second portion of the pixel code supplied to it from the pixel input latch 35, for address multiplexer 42 to apply as a read address to color memory 32.
  • Formatter 38 selects a third portion of the pixel code supplied to it from the pixel input latch 35, for address multiplexer 43 to apply as a read address to color map memory 33.
  • formatter 38 may select independent groups of bits from pixel input latch 35 as respective read addresses for color map memories. Still further, formatter 38 may be of a type selecting similar read addresses for two of the color map memories 31, 32 and 33 and a separate read address for the other color map memory.
  • color map read/write control circuitry 36 When color map read/write control circuitry 36 receives, from display sync generator 40, an indication that a line trace interval is over, the control circuitry 36 is subsequently conditioned to receive instructions from VRAM 10 through its serial output port. These instructions were previously written into VRAM 10 using the drawing processor 11. These instructions are shown being taken into control circuitry 36 from pixel input latch 35, though they may be taken off bus 17 by another route. These instructions specify how color map memories 31, 32 and 33 are or are not to have their contents re-written. After a period of time to process the instructions, if re-writing of the color map memories is instructed, the read/write control circuitry 36 places a second voltage level (e.g. a ZERO) on connection 37. This second voltage conditions color map memories 31, 32 and 33 to be written into.
  • a second voltage level e.g. a ZERO
  • This second voltage level conditions the address multiplexers 41, 42 and 43 to apply output from the address scanning generator 39 as write addresses to the address inputs of color map memories 31, 32 and 33.
  • the address scanning generator 39 scans those addresses which are to be re-written in the color map memories 31, 32 and 33.
  • Generator 39 may simply comprise a counter to scan consecutive addresses in the color map memories 31, 32 and 33 for example.
  • the instructions supplied to control circuitry 36 will then carry information as to the range(s) over which the counter will count. Counting precedes at an address scan rate corresponding to the rate at which the information to re-write color map memories 31, 32 and 33 is clocked through pixel input latch 35.
  • the second voltage level in connection 37 conditions input/output multiplexers 44, 45 and 46 to couple the respective output terminals of formatter 38 to the input/output terminals of the corresponding color map memories 31, 32 and 33, and, thus, to write into color map memories 31, 32 and 33, via their respective input/output buses 47, 48 and 49, respective ones of the formatter 38 outputs.
  • the pixel input latch receives the write inputs for the color map memories 31, 32 and 33 in parallel.
  • Formatter 38 supplies the respective write inputs for color map memories 31, 32 and 33 to their respective input/output multiplexers 44, 45 and 46.
  • the line retrace interval is typically one-fifth as long as the line trace interval or slightly longer.
  • the color map memories 31, 32 and 33 had as many addressable storage locations as there were pixels in a display scan line, and suppose that the generator 39 address scan rate during writing were the same as pixel scan rate. Then, up to one-fifth of the color map memory contents could be rewritten during the line retrace interval.
  • the longer field trace interval comprising several line intervals (and an additional half line interval if field-to-field line interlace be used) the entire contents of color map memories 31, 32 and 33 can be re-written in a time equal in duration to a line trace interval, supposing generator 39 address scan rate to equal pixel scan rate.
  • the display processor 16 may be used solely to generate montage images that are to replace a background image supplied to the display screen by means other than display processor 16. If the montaged images are never wider in total than one-fifth of any display line trace interval color map memories 31, 32 and 33 can be re-written entirely within a display retrace interval.
  • connection 37 may be replaced by three independent control lines: the first control line to memory 31 and to the pair of multiplexers 41 and 44; the second control line to memory 32 and to the pair of multiplexers 42 and 45; and the third control line to memory 33 and to the pair of multiplexers 43 and 46.
  • This permits the independent control of reading and writing each of the color map memories 31, 32 and 33.
  • connection 37 with a two-bit wide bus for transmitting read/write instructions in coded form, and by using appropriate instruction decoders in the color map memories 31-33 and the multiplexers 41-46.
  • Independent address scanning generators may also be provided for color map memories 31, 32 and 33 during their writing.
  • a number of registers for control signals may also be included in the FIGURE 2 display processor 16.
  • registers are desired for storing the instructions as to which of the bits in the pixel input latch 35 are to be selected to each of its outputs.
  • Registers may also be desired for storing instructions as to multiplexing of the addresses applied to the color map memories 31, 32 and 33. These registers are conveniently loaded from bus 17, at a time during field retrace interval other than when color map memories 31, 32 and 33 are loaded from bus 17.
  • One may also arrange for the re-loading of these registers during line retrace intervals when color map memories 31, 32 and 33 are not being re-loaded.
  • Ryan et al. describe display processors in which a pair of color map memories receive addresses in common and store values of first and second chrominance-only primary color components--e.g. I and Q or (R-Y) and (B-Y).
  • a luminance-only primary color component color map memory may be used with such an arrangement; or it may be dispensed with, with the luminance-only color component of each pixel being linearly coded to accommodate the non-use of the third color map memory.
  • FIGURE 3 shows a modification that can be made to the FIGURE 2 display processor 16, to avoid having to use instructions preceding the writing of data into color map memories 31, 32 and 33 during display retrace intervals. This lengthens the time available during line retrace interval for re-writing color map memories 31, 32 and 33.
  • a random access memory 50 is provided for storing the instructions that the color map read/write control circuitry 36' will execute each scan line.
  • RAM 50 is addressed in terms of scan line numbers furnished to it from an instruction RAM address multiplexer 51.
  • Load control circuitry 52 for RAM 50 controls the selection of the source of line scan numbers.
  • a line counter 53 provides these scan line numbers.
  • these scan line numbers are supplied from address scanning generator 39.
  • RAM 50 is written during a designated time interval in the field retrace interval. The occurrence of this designated time is signaled by a write command issuing from display sync generator 40 to color map read/write control circuitry 36'. Circuitry 36' relays the write command to the load control circuitry 52 for instruction RAM 50 and conditions the address scanning generator 39 to provide write addresses to RAM 50.
  • Load control circuitry 52 responds to the write command to condition input/output multiplexer 54 to couple data from pixel input latch 35 to the data input/output terminal of instruction RAM 50, which accepts pixel input latch 35 data as write input; and to condition address multiplexer 51 to couple the address scanning generator 39 output terminal to the address terminal of instruction RAM 50, which selects (as write addresses) scan line numbers furnished by address scanning generator 39.
  • Load control circuitry 52 supplies a write signal to RAM 50.
  • load control circuitry applies read signals to RAM 50, conditions multiplexer 51 to couple the output terminal of line counter 53 to the address terminal of instruction RAM 50, which selects (as read addresses) scan line numbers furnished by line counter 53, and conditions input/output multiplexer 54 to couple the data input/output terminal of instruction RAM 50 to the input terminal of color map read/write control circuitry 36', which applies read outputs from RAM 50 to the color map read/write control circuitry 36'.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Controls And Circuits For Display Device (AREA)
EP87903982A 1986-06-18 1987-06-05 Display processor for use with a computer Expired - Lifetime EP0312531B1 (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
GB8614874 1986-06-18
GB868614874A GB8614874D0 (en) 1986-06-18 1986-06-18 Display processor
US06/918,552 US4791580A (en) 1986-06-18 1986-10-14 Display processor updating its color map memories from the serial output port of a video random-access memory
US918552 1986-10-14

Publications (2)

Publication Number Publication Date
EP0312531A1 EP0312531A1 (en) 1989-04-26
EP0312531B1 true EP0312531B1 (en) 1992-09-02

Family

ID=26290935

Family Applications (1)

Application Number Title Priority Date Filing Date
EP87903982A Expired - Lifetime EP0312531B1 (en) 1986-06-18 1987-06-05 Display processor for use with a computer

Country Status (5)

Country Link
EP (1) EP0312531B1 (ja)
JP (1) JPH087551B2 (ja)
CA (1) CA1290460C (ja)
DE (1) DE3781554T2 (ja)
WO (1) WO1987007972A1 (ja)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4891709A (en) * 1989-03-31 1990-01-02 Eastman Kodak Company Flexible formatting interface for pictorial data transfer
JPH03245187A (ja) * 1990-02-23 1991-10-31 Toshiba Corp 表示装置
FR2679364A1 (fr) * 1991-07-15 1993-01-22 Archos Procede et dispositif d'affichage video en couleur.

Also Published As

Publication number Publication date
JPH087551B2 (ja) 1996-01-29
EP0312531A1 (en) 1989-04-26
WO1987007972A1 (en) 1987-12-30
DE3781554D1 (de) 1992-10-08
CA1290460C (en) 1991-10-08
DE3781554T2 (de) 1993-01-07
JPH02500779A (ja) 1990-03-15

Similar Documents

Publication Publication Date Title
US4791580A (en) Display processor updating its color map memories from the serial output port of a video random-access memory
EP0530762B1 (en) DMD display system controller
US4679038A (en) Band buffer display system
US6172669B1 (en) Method and apparatus for translation and storage of multiple data formats in a display system
US5559954A (en) Method & apparatus for displaying pixels from a multi-format frame buffer
EP0201210B1 (en) Video display system
EP0601647B1 (en) System for combining multiple-format multiple-source video signals
EP0374864A2 (en) Acoustic display generator
JPS62192791A (ja) イメ−ジ表示装置
KR20020060069A (ko) 휴대용 ｌｃｄ 장치에 고 칼러 분해능을 표시하는 방법 및장치
EP0307467B1 (en) Apparatus and method for video signal image processing under control of a data processing system
GB2137857A (en) Computer Graphics System
JPS63193177A (ja) 画像合成装置
US5517609A (en) Graphics display system using tiles of data
EP0951694B1 (en) Method and apparatus for using interpolation line buffers as pixel look up tables
US5325486A (en) Apparatus for transferring blocks of image data
EP0312531B1 (en) Display processor for use with a computer
US4511892A (en) Variable refresh rate for stroke CRT displays
US4868556A (en) Cathode ray tube controller
USH996H (en) High resolution page image display system
EP0474366B1 (en) Graphics display system including a video random access memory with a split serial register and a run counter
EP0410743B1 (en) Graphics display split-serial register system
EP0229986B1 (en) Cursor circuit for a dual port memory
KR900000091B1 (ko) 컬러화상(Color 畵像)의 표시장치
EP0242139B1 (en) Display controller

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 19890208

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): DE FR GB IT

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: INTEL CORPORATION

17Q First examination report despatched

Effective date: 19910130

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB IT

REF Corresponds to:

Ref document number: 3781554

Country of ref document: DE

Date of ref document: 19921008

ITF It: translation for a ep patent filed

Owner name: JACOBACCI & PERANI S.P.A.

ET Fr: translation filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

RAP2 Party data changed (patent owner data changed or rights of a patent transferred)

Owner name: INTEL CORPORATION

26N No opposition filed
PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 19960603

Year of fee payment: 10

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 19960626

Year of fee payment: 10

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 19960823

Year of fee payment: 10

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19970605

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 19970605

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19980227

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19980303

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED.

Effective date: 20050605