EP0301498A3 - Fault tolerant digital data processor with improved communications monitoring - Google Patents

Fault tolerant digital data processor with improved communications monitoring Download PDF

Info

Publication number
EP0301498A3
EP0301498A3 EP19880112120 EP88112120A EP0301498A3 EP 0301498 A3 EP0301498 A3 EP 0301498A3 EP 19880112120 EP19880112120 EP 19880112120 EP 88112120 A EP88112120 A EP 88112120A EP 0301498 A3 EP0301498 A3 EP 0301498A3
Authority
EP
European Patent Office
Prior art keywords
input
peripheral
digital data
signals
peripheral controller
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP19880112120
Other languages
German (de)
French (fr)
Other versions
EP0301498A2 (en
Inventor
Kurt F. Baty
Joseph M. Lamb
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ascend Communications Inc
Original Assignee
Stratus Computer Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Stratus Computer Inc filed Critical Stratus Computer Inc
Publication of EP0301498A2 publication Critical patent/EP0301498A2/en
Publication of EP0301498A3 publication Critical patent/EP0301498A3/en
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G06F11/2017—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where memory access, memory control or I/O control functionality is redundant
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/0745—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in an input/output transactions management context
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0793—Remedial or corrective actions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/14—Error detection or correction of the data by redundancy in operation
    • G06F11/1402—Saving, restoring, recovering or retrying
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1604—Error detection or correction of the data by redundancy in hardware where the fault affects the clock signals of a processing unit and the redundancy is at or within the level of clock signal generation hardware
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1608—Error detection by comparing the output signals of redundant hardware
    • G06F11/1625—Error detection by comparing the output signals of redundant hardware in communications, e.g. transmission, interfaces
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G06F11/2002—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where interconnections or communication control functionality are redundant
    • G06F11/2005—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where interconnections or communication control functionality are redundant using redundant communication controllers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G06F11/2002—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where interconnections or communication control functionality are redundant
    • G06F11/2007—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where interconnections or communication control functionality are redundant using redundant communication media
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
    • G06F13/423—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus with synchronous protocol
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1629—Error detection by comparing the output of redundant processing systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1666—Error detection or correction of the data by redundancy in hardware where the redundant component is memory or memory area
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Computer Hardware Design (AREA)
  • Bus Control (AREA)
  • Debugging And Monitoring (AREA)
  • Hardware Redundancy (AREA)

Abstract

A fault-tolerant digital data processing system comprising at least a first peripheral controller communicating with at least one peripheral device over a peripheral device bus having first and second input/output buses, each carrying data, address, control, and timing signals The first peripheral controller includes a first device interface element for applying duplicate information signals synchronously and simultaneously to the first and second input/output buses for transfer to the peripheral device. The first device interface element also receives, in the absence of fault, duplicative information signals synchronously and simultaneously from the first and second input/output buses. A second peripheral controller is coupled to the peripheral device bus for receiving the first and second input signals identically with the first peripheral controller. The second peripheral controller includes a second device interface element for applying at least one of those input signals to the second input/output controller. Circuitry is coupled to the first and second bus interface elements for responding to operational states of those elements to generate a signal indicative of their synchronous receipt of identical copies the first and second input signals.
EP19880112120 1987-07-29 1988-07-27 Fault tolerant digital data processor with improved communications monitoring Withdrawn EP0301498A3 (en)

Applications Claiming Priority (13)

Application Number Priority Date Filing Date Title
US79218 1979-09-26
US7929587A 1987-07-29 1987-07-29
US7922587A 1987-07-29 1987-07-29
US07/079,297 US4926315A (en) 1981-10-01 1987-07-29 Digital data processor with fault tolerant peripheral bus communications
US07/079,218 US4931922A (en) 1981-10-01 1987-07-29 Method and apparatus for monitoring peripheral device communications
US07/079,223 US4939643A (en) 1981-10-01 1987-07-29 Fault tolerant digital data processor with improved bus protocol
US07/368,125 US4974150A (en) 1981-10-01 1989-06-16 Fault tolerant digital data processor with improved input/output controller
US07/368,124 US4974144A (en) 1981-10-01 1989-06-16 Digital data processor with fault-tolerant peripheral interface
CA000603403A CA1323440C (en) 1987-07-29 1989-06-20 Fault tolerant digital data processor with improved communications monitoring
CA000603407A CA1323443C (en) 1987-07-29 1989-06-20 Fault tolerant digital data processor with improved bus protocol
CA000603406A CA1323442C (en) 1987-07-29 1989-06-20 Digital data processor with fault tolerant peripheral bus communications
CA000603405A CA1323441C (en) 1987-07-29 1989-06-20 Fault tolerant digital data processor with improved input/output controller
CA000603404A CA1319754C (en) 1987-07-29 1989-06-20 Fault tolerant digital data processor with improved peripheral device interface

Publications (2)

Publication Number Publication Date
EP0301498A2 EP0301498A2 (en) 1989-02-01
EP0301498A3 true EP0301498A3 (en) 1990-10-31

Family

ID=40984931

Family Applications (5)

Application Number Title Priority Date Filing Date
EP19880112121 Withdrawn EP0301499A3 (en) 1987-07-29 1988-07-27 Digital data processor with fault tolerant peripheral bus communications
EP19880112123 Withdrawn EP0301501A3 (en) 1987-07-29 1988-07-27 Fault tolerant digital data processor with improved bus protocol
EP19880112120 Withdrawn EP0301498A3 (en) 1987-07-29 1988-07-27 Fault tolerant digital data processor with improved communications monitoring
EP19880112122 Withdrawn EP0301500A3 (en) 1987-07-29 1988-07-27 Fault tolerant digital data processor with improved input/output controller
EP19880112119 Withdrawn EP0301497A3 (en) 1987-07-29 1988-07-27 Fault tolerant digital data processor with improved peripheral device interface

Family Applications Before (2)

Application Number Title Priority Date Filing Date
EP19880112121 Withdrawn EP0301499A3 (en) 1987-07-29 1988-07-27 Digital data processor with fault tolerant peripheral bus communications
EP19880112123 Withdrawn EP0301501A3 (en) 1987-07-29 1988-07-27 Fault tolerant digital data processor with improved bus protocol

Family Applications After (2)

Application Number Title Priority Date Filing Date
EP19880112122 Withdrawn EP0301500A3 (en) 1987-07-29 1988-07-27 Fault tolerant digital data processor with improved input/output controller
EP19880112119 Withdrawn EP0301497A3 (en) 1987-07-29 1988-07-27 Fault tolerant digital data processor with improved peripheral device interface

Country Status (4)

Country Link
US (5) US4939643A (en)
EP (5) EP0301499A3 (en)
JP (5) JPS6451549A (en)
CA (5) CA1323442C (en)

Families Citing this family (78)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59141781A (en) * 1983-02-02 1984-08-14 Hitachi Ltd Scroll type fluid machine
US5157595A (en) 1985-07-19 1992-10-20 El Paso Technologies, Company Distributed logic control system and method
US5020024A (en) * 1987-01-16 1991-05-28 Stratus Computer, Inc. Method and apparatus for detecting selected absence of digital logic synchronism
US5113496A (en) * 1987-08-04 1992-05-12 Mccalley Karl W Bus interconnection structure with redundancy linking plurality of groups of processors, with servers for each group mounted on chassis
JPH0769882B2 (en) * 1988-05-11 1995-07-31 富士通株式会社 Input / output control system having cross-call function and dynamic configuration change method in the system
US5101490A (en) * 1989-01-10 1992-03-31 Bull Hn Information Systems Inc. Peripheral device controller with an EEPROM with microinstructions for a RAM control store
CA2016193A1 (en) * 1989-05-19 1990-11-19 Kurt F. Baty Optimized interconnect networks
US5243704A (en) * 1989-05-19 1993-09-07 Stratus Computer Optimized interconnect networks
US5274795A (en) * 1989-08-18 1993-12-28 Schlumberger Technology Corporation Peripheral I/O bus and programmable bus interface for computer data acquisition
US5218683A (en) * 1989-10-30 1993-06-08 Hayes Microcomputer Products, Inc. Method and apparatus for concealing the enablement of a device by modifying a status word
JPH03248236A (en) * 1990-02-26 1991-11-06 Mitsubishi Electric Corp Wait controller
FR2659460B1 (en) * 1990-03-08 1992-05-22 Bull Sa PERIPHERAL MASS MEMORY SUBSYSTEM.
JP2651037B2 (en) * 1990-04-23 1997-09-10 株式会社日立製作所 Address bus controller
US5220668A (en) * 1990-09-21 1993-06-15 Stratus Computer, Inc. Digital data processor with maintenance and diagnostic system
US5261083A (en) * 1991-04-26 1993-11-09 Zenith Data Systems Corporation Floppy disk controller interface for suppressing false verify cycle errors
US5406425A (en) * 1991-08-06 1995-04-11 R-Byte, Inc. ISO/IEC compatible digital audio tape digital data storage system with increased data transfer rate
US5287478A (en) * 1991-08-06 1994-02-15 R-Byte, Inc. Digital data tape storage system utilizing plurality of read/write heads with system diagnostic capability
US5276684A (en) * 1991-07-22 1994-01-04 International Business Machines Corporation High performance I/O processor
US5379381A (en) * 1991-08-12 1995-01-03 Stratus Computer, Inc. System using separate transfer circuits for performing different transfer operations respectively and scanning I/O devices status upon absence of both operations
US5257383A (en) * 1991-08-12 1993-10-26 Stratus Computer, Inc. Programmable interrupt priority encoder method and apparatus
US5293384A (en) * 1991-10-04 1994-03-08 Bull Hn Information Systems Inc. Microprocessor bus interface protocol analyzer
US5341495A (en) * 1991-10-04 1994-08-23 Bull Hn Information Systems, Inc. Bus controller having state machine for translating commands and controlling accesses from system bus to synchronous bus having different bus protocols
US5313584A (en) * 1991-11-25 1994-05-17 Unisys Corporation Multiple I/O processor system
US5388224A (en) * 1992-04-24 1995-02-07 Digital Equipment Corporation Processor identification mechanism for a multiprocessor system
US5530908A (en) * 1992-06-26 1996-06-25 Motorola, Inc. Apparatus for providing fault tolerance in a radio communication system
GB2268817B (en) * 1992-07-17 1996-05-01 Integrated Micro Products Ltd A fault-tolerant computer system
JP3332443B2 (en) * 1993-01-18 2002-10-07 キヤノン株式会社 Information processing apparatus and information processing method
US5325491A (en) * 1993-04-13 1994-06-28 International Business Machines Corporation Method and apparatus for extending a computer bus
EP0986007A3 (en) * 1993-12-01 2001-11-07 Marathon Technologies Corporation Method of isolating I/O requests
JPH07175597A (en) * 1993-12-17 1995-07-14 Fujitsu Ltd Dual device for storage medium
JPH0816421A (en) * 1994-07-04 1996-01-19 Hitachi Ltd Electronic device with simplex/duplex switching input/ output port, and fault tolerance system
US5838899A (en) * 1994-09-20 1998-11-17 Stratus Computer Digital data processing methods and apparatus for fault isolation
US5630056A (en) * 1994-09-20 1997-05-13 Stratus Computer, Inc. Digital data processing methods and apparatus for fault detection and fault tolerance
SE517194C2 (en) * 1994-12-29 2002-05-07 Ericsson Telefon Ab L M Magazine-related bus arrangement
EP0738973B1 (en) * 1995-04-13 2001-06-20 Siemens Schweiz AG Data transfer method and device
US5692121A (en) * 1995-04-14 1997-11-25 International Business Machines Corporation Recovery unit for mirrored processors
JP2687927B2 (en) * 1995-05-24 1997-12-08 日本電気株式会社 External bus failure detection method
JP3595033B2 (en) * 1995-07-18 2004-12-02 株式会社日立製作所 Highly reliable computer system
US5652832A (en) * 1995-11-13 1997-07-29 Systemsoft Corporation Method and apparatus for diagnosis and correction of peripheral device allocation faults
JP2792843B2 (en) * 1996-02-23 1998-09-03 三菱重工業株式会社 Ship side thruster tunnel lid
US6000043A (en) * 1996-06-28 1999-12-07 Intel Corporation Method and apparatus for management of peripheral devices coupled to a bus
US5802269A (en) * 1996-06-28 1998-09-01 Intel Corporation Method and apparatus for power management of distributed direct memory access (DDMA) devices
US6078976A (en) * 1997-06-24 2000-06-20 Matsushita Electric Industrial Co., Ltd. Bridge device that prevents decrease in the data transfer efficiency of buses
JP3403021B2 (en) 1997-09-17 2003-05-06 株式会社東芝 Redundant transmission line processing method
JP2000148650A (en) 1998-11-09 2000-05-30 Canon Inc Controller for composite equipment
US6701469B1 (en) * 1999-12-30 2004-03-02 Intel Corporation Detecting and handling bus errors in a computer system
US6691257B1 (en) 2000-04-13 2004-02-10 Stratus Technologies Bermuda Ltd. Fault-tolerant maintenance bus protocol and method for using the same
US6633996B1 (en) 2000-04-13 2003-10-14 Stratus Technologies Bermuda Ltd. Fault-tolerant maintenance bus architecture
US6735715B1 (en) 2000-04-13 2004-05-11 Stratus Technologies Bermuda Ltd. System and method for operating a SCSI bus with redundant SCSI adaptors
US6687851B1 (en) 2000-04-13 2004-02-03 Stratus Technologies Bermuda Ltd. Method and system for upgrading fault-tolerant systems
US6820213B1 (en) 2000-04-13 2004-11-16 Stratus Technologies Bermuda, Ltd. Fault-tolerant computer system with voter delay buffer
US6708283B1 (en) 2000-04-13 2004-03-16 Stratus Technologies, Bermuda Ltd. System and method for operating a system with redundant peripheral bus controllers
US6948010B2 (en) 2000-12-20 2005-09-20 Stratus Technologies Bermuda Ltd. Method and apparatus for efficiently moving portions of a memory block
US6715111B2 (en) * 2000-12-27 2004-03-30 Intel Corporation Method and apparatus for detecting strobe errors
DE10105707A1 (en) * 2001-02-08 2002-09-05 Siemens Ag Method and device for data transmission
US6766479B2 (en) 2001-02-28 2004-07-20 Stratus Technologies Bermuda, Ltd. Apparatus and methods for identifying bus protocol violations
US7065672B2 (en) 2001-03-28 2006-06-20 Stratus Technologies Bermuda Ltd. Apparatus and methods for fault-tolerant computing using a switching fabric
US6971043B2 (en) * 2001-04-11 2005-11-29 Stratus Technologies Bermuda Ltd Apparatus and method for accessing a mass storage device in a fault-tolerant server
US6952750B2 (en) * 2001-05-04 2005-10-04 Texas Instruments Incoporated Method and device for providing a low power embedded system bus architecture
US6996750B2 (en) * 2001-05-31 2006-02-07 Stratus Technologies Bermuda Ltd. Methods and apparatus for computer bus error termination
US6535028B1 (en) 2001-11-12 2003-03-18 Deere & Company Data bus fault detection circuit and method
US20030101310A1 (en) * 2001-11-29 2003-05-29 Granato Jack L. Using a PC for testing devices
US7069013B2 (en) * 2002-01-11 2006-06-27 Motorola, Inc. High integrity radio access network client reallocation in a wireless communication network
JP4039923B2 (en) * 2002-09-20 2008-01-30 富士通株式会社 Software execution management device, software execution management method, and software execution management program
JP2006529072A (en) * 2003-05-20 2006-12-28 コーニンクレッカ　フィリップス　エレクトロニクス　エヌ　ヴィ Time-triggered communication system and method for dual channel network synchronization
DE10328059A1 (en) * 2003-06-23 2005-01-13 Robert Bosch Gmbh Method and device for monitoring a distributed system
US7530108B1 (en) 2003-09-15 2009-05-05 The Directv Group, Inc. Multiprocessor conditional access module and method for using the same
JP2006004038A (en) * 2004-06-16 2006-01-05 Murata Mach Ltd Data transmission control unit
US7788725B2 (en) * 2006-01-05 2010-08-31 International Business Machines Corporation Method and system for probing FCode in problem state memory
BRPI0810629B1 (en) * 2007-05-14 2018-08-28 Abb Schweiz Ag "method and device for providing redundant control of at least one controllable current valve
EP2150895B1 (en) * 2007-05-14 2016-04-06 ABB Technology AG Redundant computers and computer communication networks in a high-voltage power transmission system
US8532144B2 (en) * 2007-05-14 2013-09-10 Abb Technology Ag Point-to-point communication in a high voltage power transmission system
DE102007062974B4 (en) * 2007-12-21 2010-04-08 Phoenix Contact Gmbh & Co. Kg Signal processing device
JP2013014656A (en) * 2011-07-01 2013-01-24 Olympus Corp Thermoplastic resin composition
WO2014169949A1 (en) * 2013-04-16 2014-10-23 Siemens Aktiengesellschaft Programmable logic controller having low latency
EP3218826A4 (en) 2014-11-13 2018-04-11 Virtual Software Systems, Inc. System for cross-host, multi-thread session alignment
CN107850873B (en) * 2015-07-23 2021-12-21 三菱电机株式会社 Dual process control device
JP2017151496A (en) * 2016-02-22 2017-08-31 ルネサスエレクトロニクス株式会社 Safety monitoring device, network system, and safety monitoring method

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4017829A (en) * 1974-05-14 1977-04-12 Siemens Aktiengesellschaft Method and circuit arrangement for testing data processors
US4245344A (en) * 1979-04-02 1981-01-13 Rockwell International Corporation Processing system with dual buses
WO1984000834A1 (en) * 1982-08-23 1984-03-01 Western Electric Co Method and apparatus for bus fault location
DE3306724A1 (en) * 1983-02-25 1984-08-30 Siemens AG, 1000 Berlin und 8000 München Method for operating a fault detection circuit
US4486826A (en) * 1981-10-01 1984-12-04 Stratus Computer, Inc. Computer peripheral control apparatus
EP0201356A2 (en) * 1985-05-10 1986-11-12 Tandem Computers Incorporated High level self-checking intelligent I/O controller
WO1986007477A1 (en) * 1985-06-14 1986-12-18 Motorola, Inc. Skew insensitive fault detect and signal routing device

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3548382A (en) * 1968-06-10 1970-12-15 Burroughs Corp High speed modular data processing system having magnetic core main memory modules of various storage capacities and operational speeds
US3710324A (en) * 1970-04-01 1973-01-09 Digital Equipment Corp Data processing system
US3688274A (en) * 1970-12-23 1972-08-29 Ibm Command retry control by peripheral devices
US3820079A (en) * 1971-11-01 1974-06-25 Hewlett Packard Co Bus oriented,modular,multiprocessing computer
GB1422952A (en) * 1972-06-03 1976-01-28 Plessey Co Ltd Data processing system fault diagnostic arrangements
US3805039A (en) * 1972-11-30 1974-04-16 Raytheon Co High reliability system employing subelement redundancy
US3909799A (en) * 1973-12-18 1975-09-30 Honeywell Inf Systems Microprogrammable peripheral processing system
US3984814A (en) * 1974-12-24 1976-10-05 Honeywell Information Systems, Inc. Retry method and apparatus for use in a magnetic recording and reproducing system
US3991407A (en) * 1975-04-09 1976-11-09 E. I. Du Pont De Nemours And Company Computer redundancy interface
US4015246A (en) * 1975-04-14 1977-03-29 The Charles Stark Draper Laboratory, Inc. Synchronous fault tolerant multi-processor system
IT1036311B (en) * 1975-06-17 1979-10-30 Cselt Centro Studi Lab Telecom DUPLICATE SYSTEM FOR SUPERVISION AND CONTROL OF DUPLICATED TELECOMMUNICATION SYSTEMS
US4228496A (en) * 1976-09-07 1980-10-14 Tandem Computers Incorporated Multiprocessor system
US4099234A (en) * 1976-11-15 1978-07-04 Honeywell Information Systems Inc. Input/output processing system utilizing locked processors
US4428044A (en) * 1979-09-20 1984-01-24 Bell Telephone Laboratories, Incorporated Peripheral unit controller
US4490785A (en) * 1982-05-07 1984-12-25 Digital Equipment Corporation Dual path bus structure for computer interconnection
US4805039A (en) * 1984-11-19 1989-02-14 Fuji Photo Film Co., Ltd. Index sheet, method for making same, package of same with image recording medium, and container for same together with image recording medium

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4017829A (en) * 1974-05-14 1977-04-12 Siemens Aktiengesellschaft Method and circuit arrangement for testing data processors
US4245344A (en) * 1979-04-02 1981-01-13 Rockwell International Corporation Processing system with dual buses
US4486826A (en) * 1981-10-01 1984-12-04 Stratus Computer, Inc. Computer peripheral control apparatus
WO1984000834A1 (en) * 1982-08-23 1984-03-01 Western Electric Co Method and apparatus for bus fault location
DE3306724A1 (en) * 1983-02-25 1984-08-30 Siemens AG, 1000 Berlin und 8000 München Method for operating a fault detection circuit
EP0201356A2 (en) * 1985-05-10 1986-11-12 Tandem Computers Incorporated High level self-checking intelligent I/O controller
WO1986007477A1 (en) * 1985-06-14 1986-12-18 Motorola, Inc. Skew insensitive fault detect and signal routing device

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
COMPUTER SYSTEMS, June 1985, pages 47-51; D. TAYLOR: "Failsafe computing" *

Also Published As

Publication number Publication date
EP0301498A2 (en) 1989-02-01
US4974144A (en) 1990-11-27
EP0301497A2 (en) 1989-02-01
EP0301501A3 (en) 1990-11-28
JPS6450150A (en) 1989-02-27
US4926315A (en) 1990-05-15
EP0301501A2 (en) 1989-02-01
CA1323442C (en) 1993-10-19
EP0301500A2 (en) 1989-02-01
US4939643A (en) 1990-07-03
EP0301499A2 (en) 1989-02-01
CA1319754C (en) 1993-06-29
US4974150A (en) 1990-11-27
US4931922A (en) 1990-06-05
CA1323443C (en) 1993-10-19
JPS6451549A (en) 1989-02-27
EP0301500A3 (en) 1990-11-07
EP0301497A3 (en) 1990-10-31
JPS6454558A (en) 1989-03-02
CA1323441C (en) 1993-10-19
EP0301499A3 (en) 1990-11-07
JPS6450151A (en) 1989-02-27
JPS6450149A (en) 1989-02-27
CA1323440C (en) 1993-10-19

Similar Documents

Publication Publication Date Title
EP0301498A3 (en) Fault tolerant digital data processor with improved communications monitoring
US4363094A (en) Communications processor
DE3275595D1 (en) Digital data processor with fault-tolerant bus protocol
EP0081961A3 (en) Synchronous data bus system with automatically variable data rate
EP0306211A3 (en) Synchronized twin computer system
CA2150744A1 (en) Self Timed Interface
EP0049159A3 (en) Bus interface in communication controller
EP0147857A3 (en) Parallel data processing system
JPS6488670A (en) Bus adaptor unit for digital data processing system
EP0352965A3 (en) Data transmission system
EP0344999A3 (en) Data transmission system
CA2069524A1 (en) Technique for providing improved signal integrity on computer systems interface buses
JP2528225Y2 (en) Electronic interlocking device
JPS6145271B2 (en)
JPS6459446A (en) Information processing system
EP0330110A3 (en) Direct memory access controller
JPS59171237A (en) Data transfer system
JPS61166666A (en) Information processing system
JPS6348463B2 (en)
JPS6310838A (en) Synchronizing system for data transfer system including asynchronous system
JPS57109020A (en) Bus interface control system
JPS57206949A (en) Data processing device
JPH0244445U (en)
JPS63273941A (en) Decentralized processing system
JPH0126106B2 (en)

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE CH DE ES FR GB GR IT LI LU NL SE

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): AT BE CH DE ES FR GB GR IT LI LU NL SE

17P Request for examination filed

Effective date: 19910427

17Q First examination report despatched

Effective date: 19930524

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 19931005