EP0271626A1 - Bypass mechanism for daisy chain connected units - Google Patents

Bypass mechanism for daisy chain connected units Download PDF

Info

Publication number
EP0271626A1
EP0271626A1 EP86430052A EP86430052A EP0271626A1 EP 0271626 A1 EP0271626 A1 EP 0271626A1 EP 86430052 A EP86430052 A EP 86430052A EP 86430052 A EP86430052 A EP 86430052A EP 0271626 A1 EP0271626 A1 EP 0271626A1
Authority
EP
European Patent Office
Prior art keywords
bypass
unit
signal
line
chain
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP86430052A
Other languages
German (de)
French (fr)
Other versions
EP0271626B1 (en
Inventor
Auguste François Joseph Billian
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Priority to DE8686430052T priority Critical patent/DE3684155D1/en
Priority to EP86430052A priority patent/EP0271626B1/en
Priority to JP62232749A priority patent/JPS63164649A/en
Publication of EP0271626A1 publication Critical patent/EP0271626A1/en
Priority to US07/423,737 priority patent/US4914625A/en
Application granted granted Critical
Publication of EP0271626B1 publication Critical patent/EP0271626B1/en
Expired legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/36Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/368Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
    • G06F13/37Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control using a physical-position-dependent priority, e.g. daisy chain, round robin or token passing

Definitions

  • This invention relates to a bypass mechanism preventing the continuity of a daisy chain to be interrupted when the units connected to this chain become inoperative.
  • the daisy chain connection of a plurality of units working under control of a central control unit is a conventional way of operation for selecting a unit in the chain.
  • a communication controller which processes the data to and from the communication lines, comprises a central control unit and several types of adapters such as the line adapters, the channel adapters, etc.
  • a network control program NCP is running in the central control unit which controls the operation of the adapters through program initiated operation or adapters initiated operations.
  • the adapters of each type for example the channel adapters are connected through a common line in a daisy chain mode of operation.
  • the adapters communicate with the central control unit through interrupts.
  • the central control unit services the interrupts raised by the adapters.
  • the selection of each adapter may be done either by the control program through a specific command or by an autoselection mechanism involving hardware.
  • the autoselection mechanism is started on a broadcast command to the adapters. On this command, the adapters change the selected one, use the daisy chain line to perform the selection of any connected adapter having an interrupt pending.
  • each unit Pn comprises an alert circuit which is responsive to the arrival of the signal to be propagated in the chain, to the preceding unit P(n-1) to cause a signal to be restarted to the next unit P(n+1), if said unit is not to be selected and has not received the signal to be propagated within a fixed time duration.
  • An object of the present invention is a simple and efficient mechanism which allows at least one unit connected to a common line in a daisy chain mode of operation to be bypassed when said unit(s) is (are) failing or to be disconnected from the chain.
  • the bypass mechanism improves the operation of a daisy chain line linking a plurality of units and used for propagating a signal which may be trapped by the first unit in the chain having a pending service request to be serviced by a common resource.
  • the daisy chain line is connected to the units through input means (56) and the signal to be propagated, if not trapped by the unit is sent through output means (54) to the next unit in the chain.
  • the mechanism comprises the following means: bypass line means (26-1, 26-2) to which all units are attached, means (16,12,20) for identifying the sets comprising at least one unit, if any, which have to be disconnected from the daisy chain, and sending a bypass out control signal to the unit preceding each identified set of unit(s) and a bypass in control signal to the unit following each identified set of unit(s), first bypass control means (50,70-1,70-2) located in each unit and which are responsive to the bypass out control signal, causing the signal to be propagated to be sent to the bypass line means, second bypass control means (60,74-1,74-2) located in each unit and responsive to the bypass in control signal, causing the signal propagated along the chain to be received from the bypass line means, so as to bypass each set of unit(s) to be disconnected from the chain.
  • the channel adapters CA-1 to n are connected to the central control unit CCU 12 through bus 14.
  • the central control unit 12 under control of programs in control store 16, controls the transfer of data from data store 18 to attached central processing units CPU (not shown) through channel adapters CA.
  • the adapters comprise the conventional adapter logic circuitry 20 which contains buffer registers, address recognition circuits and sufficient control circuits working under the control of the central control unit to supervise the data transfers.
  • This logic circuitry will not be described in details since it is not involved in the operation of the mechanism according to the present invention. As an example it may be similar to the circuitry which is implemented in the IBM 3705 or 3725 Communication Controllers.
  • the adapters are connected through a daisy chain line 22. This gives a chance to each adapter to be serviced to avoid the loss of information.
  • the adapters communicate with the central control unit through CCU interrupts which are processed by the CCU at a given level of the programs.
  • the adapters raise an interrupt by activating the INT line of bus 14.
  • a process of priority in the daisy chain allows one of these adapters to be selected until it completes its task. Then another selection can be made.
  • the present invention does not relate to the priority processing, but to a bypass mechanism which is implemented in gating control logic 24 and makes use of bidirectional bypass line 26. This mechanism is used when one or several adapters are failing or to be disconnected from the chain.
  • one adapter is selected by the program running in the central control unit, for example adapter 2, to service an interrupt presented to CCU 12.
  • the program issues a broadcast command on bus 14 which is decoded by every adapter.
  • the selected one upon decoding of this command activates the daisy chain out line at output 22-OUT of logic 24.
  • the service request signal is also provided on line 28 to logic 24.
  • the next adapter in the chain adapter 3, has its input 22-IN active. If a service request is pending in this adapter, circuit 24 traps the IN signal on line 22 and does not activate the output 22-OUT. It completes the command and becomes the selected adapter.
  • the control program issues several commands to the selected adapter to process its request. At the completion of the task, the control program resets the interrupt line in the selected adapter.
  • the adapter comprises several checkers to verify the proper operation of the daisy chain. Any error is reported to the control program.
  • the error processing routine determines the failing adapter by issuing a read sense command to the adapters.
  • the adapters which have detected an error answer the command with the sense data and their addresses.
  • the failing adapters have to be removed from the daisy chain line. It will be assumed for the sake of explanation, that adapter 4 is the failing adapter in the chain.
  • the program issues an output bypass command on bus 14 to adapter 3 preceding the failing adapter in the chain, which causes circuit 24 to activate the bypass OUT line 26. It also issues an input bypass command on bus 14 to adapter 5 following the failing adapter which causes the functional input line IN-22 of the daisy chain to be discarded and replaced by the bypass IN line 26 in circuit 24.
  • adapter 4 is bypassed and does not affect the operation of the chain, even if its line 22-OUT is active.
  • Adapter 5 monitors the bypass signal and drives its line 22-OUT if no service request is pending in this adapter.
  • Control lines 30 from adapter logic circuitry 20 are activated to cause the bypass commands issued on bus 14 to be provided to circuit 24 of adapters which have to drive or monitor the bypass line.
  • the bypass line 26 is a bidirectional line and is only driven by one and only one adapter, namely the one preceding the failing adapter and taken as input only in one adapter, namely the one following the failing adapter.
  • the bypass line 26 is loaded at both ends by its characteristic impedance Zc, which facilitates the transmission of the bypass signal on the bypass line.
  • adapter (n-1) drives its bypass out line and adapter 1 monitors the bypass in line instead of input line IN-22 of the functional daisy chain.
  • a plurality of consecutive adapters may be bypassed by addressing the bypass out command to the adapter preceding the first failing adapter in the chain and the bypass in command to the adapter following the last failing adapter.
  • Adapter logic circuitry 20 comprises a command decoding circuit 40 which is activated by a signal on control line 31 when the central control unit sends a command through bus 14 to the selected adapter.
  • Circuit 40 decodes the commands and generates therefrom an active signal on BYPASS IN COMMAND line 46 or BYPASS OUT COMMAND line 48 as the case may be or on the initialization line 42 to start the selection mechanism.
  • Signal on initialization line 42 is active when the central control unit issues a broadcast command on bus 14 to start a selection operation.
  • Line 42 is provided together with the ADAPT SELECT signal on line 44 to the trap and control logic 45.
  • the selected adapter logic 45 activates its output line 47.
  • BYPASS OUT COMMAND line 48 In normal mode of operation, (no failing adapter), BYPASS OUT COMMAND line 48 is inactive.
  • the signal on line 48 is inverted in inverter 50, the output signal of which conditions AND gate 52 and driver 54 to activate the daisy chain line through output 22-OUT.
  • the next adapter in the daisy chain gets its line IN-22 active.
  • the signal is applied to AND gate 58 through receiver 56.
  • the BYPASS IN COMMAND line 44 is not active, thus inverter 60 provides an active signal which conditions AND gate 58.
  • AND gate 58 transmits to OR gate 62, the incoming signal on line 22 to trap and control logic 45.
  • trap and control logic 45 activates line 47 so that AND gate 52 which is conditioned since the BYPASS COMMAND OUT line 48 in this adapter is inactive, propagates the signal through line 22-OUT to the next adapter.
  • trap and control logic 45 does not activate output line 47, but activates the NEW SELECT line 68 to the adapter logic circuitry 20.
  • Adapter 20 completes the sequence on bus 14.
  • the BYPASS OUT mode is set in the adapter preceeding the failing ones in the daisy chain.
  • line 48 is activated.
  • AND gate 52 is not conditioned and AND gate 70 is conditioned.
  • the signal on line 47 coming out trap and control logic 45 is propagated through driver 72 on bypass OUT line 26-OUT
  • the BYPASS IN mode is set in the first adapter which follows the last failing adapter in the daisy chain.
  • the command decode circuit 40 upon detection of a BYPASS IN command, activates line 46.
  • Inverter 60 provides an inactive signal which prevents the IN signal received from 22 by receiver 56 from being propagated to trap and control logic 45 by AND gate 58.
  • AND gate 74 has one input connected to the output of receiver 76 which monitors the bypass IN line 26-IN and is conditioned by the active signal on line 46.
  • the output of AND gate 74 is provided to OR gate 62, the output of which is connected to trap and control logic circuit 45.
  • the logic shown in figure 2 allows one or several adapters in series to be bypassed, since the bidirectional bypass line may only be driven by one adapter (the one preceding the first failing adapter) and may only be monitored by one adapter (the one following the last failing adapter).
  • the bidirectional bypass line may only be driven by one adapter (the one preceding the first failing adapter) and may only be monitored by one adapter (the one following the last failing adapter).
  • a corresponding number of bypass lines have to be provided.
  • Figure 3 shows how the circuit of figure 2 has to be modified when two bypass lines 26-1 and 26-2 are provided.
  • the same references as in figure 2 are used, a suffixes 1 or 2 being added to the components which have to be duplicated to drive and monitor the bypass lines 26-1 and 26-2.
  • These components are gates 70 and 74 and bypass command lines 46 and 48.
  • Inverters 50 and 60 are replaced by an inhibit circuit which prevents gates 52 and 58 from being conditioned, when bypass command lines 46-1, 46-2 and 48-1, 48-2 are active.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Small-Scale Networks (AREA)

Abstract

Bypass mechanism for improving the operation of a daisy chain line linking a plurality of units and used for propagating a signal which may be trapped by the first unit in the chain having a pending service request to be serviced by a common resource 12. The daisy chain line 22 is connected to the units through input line IN-22 and the signal to be propagated, if not trapped by the unit is sent to the next unit through output line OUT-22.
All units in the chain are connected to bypass line 26. Only one line is shown, but a plurality of lines may be provided when a plurality of sets of consecutive units should be able to be disconnected from the chain. When it is desired to disconnect consecutive units from the chain, gating logic 24 in the unit preceding the first unit to be disconnected causes the signal to be propagated, to be provided to bypass out line through 26-OUT and in the unit following the last unit to be disconnected, the signal to be taken from bypass in line 26-IN. This is done under the control of bypass control signals which are sent to the units through bus 14.

Description

    Description of the invention
  • This invention relates to a bypass mechanism preventing the continuity of a daisy chain to be interrupted when the units connected to this chain become inoperative.
  • Background art
  • The daisy chain connection of a plurality of units working under control of a central control unit is a conventional way of operation for selecting a unit in the chain.
  • For example, a communication controller which processes the data to and from the communication lines, comprises a central control unit and several types of adapters such as the line adapters, the channel adapters, etc. A network control program NCP is running in the central control unit which controls the operation of the adapters through program initiated operation or adapters initiated operations.
  • The adapters of each type, for example the channel adapters are connected through a common line in a daisy chain mode of operation.
  • The adapters communicate with the central control unit through interrupts. The central control unit services the interrupts raised by the adapters. The selection of each adapter may be done either by the control program through a specific command or by an autoselection mechanism involving hardware. The autoselection mechanism is started on a broadcast command to the adapters. On this command, the adapters change the selected one, use the daisy chain line to perform the selection of any connected adapter having an interrupt pending.
  • In such an environment, if an adapter is failing or has to be disconnected from the daisy chain, the daisy chain operation is interrupted.
  • US patent 4 380 052 describes a mechanism which allows such a problem to be solved.
  • According to this patent, each unit Pn comprises an alert circuit which is responsive to the arrival of the signal to be propagated in the chain, to the preceding unit P(n-1) to cause a signal to be restarted to the next unit P(n+1), if said unit is not to be selected and has not received the signal to be propagated within a fixed time duration.
  • This mechanism presents the following drawbacks:
  • It does not operate if more than one unit are failing and have to be bypassed, since if two or three units in series are failing the signal from the previous one is no more received.
  • Furthermore, if a failing unit restarts its operation, there may be two signals which are propagated in the chain.
  • Summary of the invention
  • An object of the present invention is a simple and efficient mechanism which allows at least one unit connected to a common line in a daisy chain mode of operation to be bypassed when said unit(s) is (are) failing or to be disconnected from the chain.
  • The bypass mechanism according to the present invention improves the operation of a daisy chain line linking a plurality of units and used for propagating a signal which may be trapped by the first unit in the chain having a pending service request to be serviced by a common resource. The daisy chain line is connected to the units through input means (56) and the signal to be propagated, if not trapped by the unit is sent through output means (54) to the next unit in the chain. The mechanism comprises the following means:

    bypass line means (26-1, 26-2) to which all units are attached,

    means (16,12,20) for identifying the sets comprising at least one unit, if any, which have to be disconnected from the daisy chain, and sending a bypass out control signal to the unit preceding each identified set of unit(s) and a bypass in control signal to the unit following each identified set of unit(s),

    first bypass control means (50,70-1,70-2) located in each unit and which are responsive to the bypass out control signal, causing the signal to be propagated to be sent to the bypass line means,

    second bypass control means (60,74-1,74-2) located in each unit and responsive to the bypass in control signal, causing the signal propagated along the chain to be received from the bypass line means, so as to bypass each set of unit(s) to be disconnected from the chain.
  • Brief description of the figures
    • Figure 1 shows the block diagram of the part of a communication controller wherein the mechanism of the present invention is embodied.
    • Figure 2 shows in more details the gating control circuit 24 of figure 1.
    • Figure 3 shows the gating control circuit to be used when two bypass lines are provided.
    Detailed description of the invention
  • The detailed description of the invention will be made assuming that the units which are connected to the daisy chain line are the channel adapters of a communication controller.
  • The channel adapters CA-1 to n are connected to the central control unit CCU 12 through bus 14. The central control unit 12, under control of programs in control store 16, controls the transfer of data from data store 18 to attached central processing units CPU (not shown) through channel adapters CA.
  • The adapters comprise the conventional adapter logic circuitry 20 which contains buffer registers, address recognition circuits and sufficient control circuits working under the control of the central control unit to supervise the data transfers. This logic circuitry will not be described in details since it is not involved in the operation of the mechanism according to the present invention. As an example it may be similar to the circuitry which is implemented in the IBM 3705 or 3725 Communication Controllers.
  • The adapters are connected through a daisy chain line 22. This gives a chance to each adapter to be serviced to avoid the loss of information.
  • The adapters communicate with the central control unit through CCU interrupts which are processed by the CCU at a given level of the programs. The adapters raise an interrupt by activating the INT line of bus 14. When the CCU services the interrupts, a process of priority in the daisy chain allows one of these adapters to be selected until it completes its task. Then another selection can be made.
  • The present invention does not relate to the priority processing, but to a bypass mechanism which is implemented in gating control logic 24 and makes use of bidirectional bypass line 26. This mechanism is used when one or several adapters are failing or to be disconnected from the chain.
  • At the initialization time, one adapter is selected by the program running in the central control unit, for example adapter 2, to service an interrupt presented to CCU 12.
  • The program issues a broadcast command on bus 14 which is decoded by every adapter. The selected one (adapter 2) upon decoding of this command activates the daisy chain out line at output 22-OUT of logic 24. The service request signal is also provided on line 28 to logic 24.
  • The next adapter in the chain: adapter 3, has its input 22-IN active. If a service request is pending in this adapter, circuit 24 traps the IN signal on line 22 and does not activate the output 22-OUT. It completes the command and becomes the selected adapter. The control program issues several commands to the selected adapter to process its request. At the completion of the task, the control program resets the interrupt line in the selected adapter.
  • On the next broadcast command, the same operations are performed. This is the normal way of operation in daisy chained adapters.
  • If for any reason, power down, internal error, broken cable, etc... one adapter is no more able to complete its task or to propagate the signal on the daisy chain line, all adapters downstream in the chain are no more able to operate.
  • The adapter comprises several checkers to verify the proper operation of the daisy chain. Any error is reported to the control program. The error processing routine determines the failing adapter by issuing a read sense command to the adapters. The adapters which have detected an error, answer the command with the sense data and their addresses. The failing adapters have to be removed from the daisy chain line. It will be assumed for the sake of explanation, that adapter 4 is the failing adapter in the chain.
  • The program issues an output bypass command on bus 14 to adapter 3 preceding the failing adapter in the chain, which causes circuit 24 to activate the bypass OUT line 26. It also issues an input bypass command on bus 14 to adapter 5 following the failing adapter which causes the functional input line IN-22 of the daisy chain to be discarded and replaced by the bypass IN line 26 in circuit 24.
  • By this way, adapter 4 is bypassed and does not affect the operation of the chain, even if its line 22-OUT is active. Adapter 5 monitors the bypass signal and drives its line 22-OUT if no service request is pending in this adapter. Control lines 30 from adapter logic circuitry 20 are activated to cause the bypass commands issued on bus 14 to be provided to circuit 24 of adapters which have to drive or monitor the bypass line.
  • The bypass line 26 is a bidirectional line and is only driven by one and only one adapter, namely the one preceding the failing adapter and taken as input only in one adapter, namely the one following the failing adapter.
  • The bypass line 26 is loaded at both ends by its characteristic impedance Zc, which facilitates the transmission of the bypass signal on the bypass line.
  • In case adapter n, i.e. the last adapter in the chain is failing, adapter (n-1) drives its bypass out line and adapter 1 monitors the bypass in line instead of input line IN-22 of the functional daisy chain.
  • A plurality of consecutive adapters may be bypassed by addressing the bypass out command to the adapter preceding the first failing adapter in the chain and the bypass in command to the adapter following the last failing adapter.
  • If more than one disconnection of consecutive adapters is desired, a number of bypass lines equal to the desired number of disconnections is to be provided.
  • It will now be described in reference to figure 2, a logic arrangement which may be used to perform the bypass function in circuit 24.
  • In figure 2, the same references as in figure 1 are used to designate the same components.
  • Adapter logic circuitry 20 comprises a command decoding circuit 40 which is activated by a signal on control line 31 when the central control unit sends a command through bus 14 to the selected adapter.
  • Circuit 40 decodes the commands and generates therefrom an active signal on BYPASS IN COMMAND line 46 or BYPASS OUT COMMAND line 48 as the case may be or on the initialization line 42 to start the selection mechanism.
  • Signal on initialization line 42 is active when the central control unit issues a broadcast command on bus 14 to start a selection operation. Line 42 is provided together with the ADAPT SELECT signal on line 44 to the trap and control logic 45. In the selected adapter logic 45 activates its output line 47.
  • In normal mode of operation, (no failing adapter), BYPASS OUT COMMAND line 48 is inactive. The signal on line 48 is inverted in inverter 50, the output signal of which conditions AND gate 52 and driver 54 to activate the daisy chain line through output 22-OUT.
  • The next adapter in the daisy chain gets its line IN-22 active. The signal is applied to AND gate 58 through receiver 56. The BYPASS IN COMMAND line 44 is not active, thus inverter 60 provides an active signal which conditions AND gate 58. Thus AND gate 58 transmits to OR gate 62, the incoming signal on line 22 to trap and control logic 45.
  • If the service request line 28 is inactive, trap and control logic 45 activates line 47 so that AND gate 52 which is conditioned since the BYPASS COMMAND OUT line 48 in this adapter is inactive, propagates the signal through line 22-OUT to the next adapter.
  • If the service request line 28 is active, trap and control logic 45 does not activate output line 47, but activates the NEW SELECT line 68 to the adapter logic circuitry 20. Adapter 20 completes the sequence on bus 14.
  • The BYPASS OUT mode is set in the adapter preceeding the failing ones in the daisy chain. Upon detection of a BYPASS OUT COMMAND in circuit 40, line 48 is activated. Thus AND gate 52 is not conditioned and AND gate 70 is conditioned. The signal on line 47 coming out trap and control logic 45 is propagated through driver 72 on bypass OUT line 26-OUT
  • The BYPASS IN mode is set in the first adapter which follows the last failing adapter in the daisy chain. In this adapter the command decode circuit 40 upon detection of a BYPASS IN command, activates line 46. Inverter 60 provides an inactive signal which prevents the IN signal received from 22 by receiver 56 from being propagated to trap and control logic 45 by AND gate 58. AND gate 74 has one input connected to the output of receiver 76 which monitors the bypass IN line 26-IN and is conditioned by the active signal on line 46. The output of AND gate 74 is provided to OR gate 62, the output of which is connected to trap and control logic circuit 45.
  • The logic shown in figure 2 allows one or several adapters in series to be bypassed, since the bidirectional bypass line may only be driven by one adapter (the one preceding the first failing adapter) and may only be monitored by one adapter (the one following the last failing adapter). In order to have two or more series of adapters bypassed, a corresponding number of bypass lines have to be provided.
  • Figure 3 shows how the circuit of figure 2 has to be modified when two bypass lines 26-1 and 26-2 are provided. The same references as in figure 2 are used, a suffixes 1 or 2 being added to the components which have to be duplicated to drive and monitor the bypass lines 26-1 and 26-2. These components are gates 70 and 74 and bypass command lines 46 and 48.
  • Inverters 50 and 60 are replaced by an inhibit circuit which prevents gates 52 and 58 from being conditioned, when bypass command lines 46-1, 46-2 and 48-1, 48-2 are active.

Claims (5)

1. Bypass mechanism for improving the operation of a daisy chain line linking a plurality of units and used for propagating a signal which may be trapped by the first unit in the chain having a pending service request to be serviced by a common resource, said daisy chain line being connected to the units through input means (56) and the signal to be propagated, if not trapped by the unit being sent through output means (54) to the next unit in the chain, characterized in that it comprises:

bypass line means (26-1, 26-2) to which all units are attached,

means (16,12,20) for identifying the sets comprising at least one unit, if any, which have to be disconnected from the daisy chain, and sending a bypass out control signal to the unit preceding each identified of unit(s) and a bypass in control signal to the unit following the each identified set of unit(s),

first bypass control means (50,70-1,70-2) located in each unit and which are responsive to the bypass out control signal causing the signal to be propagated to be sent to the bypass line means,

second bypass control means (60,74-1,74-2) located in each unit and responsive to the bypass in control signal, causing the signal propagated along the chain to be received from the bypass line means, so as to bypass each set of unit(s) to be disconnected from the chain.
2. Bypass mechanism according to claim 1, characterized in that the bypass line means comprise a number of bidirectional bypass lines equal to the number of sets comprising at least one unit, which should be able to be disconnected from the chain, each line being selected to bypass a set of unit(s) under the control of dedicated bypass in and out control signals.
3. Bypass mechanism according to claim 2, characterized in that the bidirectional lines are terminated by their characteristic impedances.
4. Mechanism according to claim 2 or 3, characterized in that the first bypass control means comprise:

inhibiting means (50, 52) which are responsive to the bypass out control signals to prevent the signal to be propagated in the chain from being transmitted on the chain by the output means (54), when at least one of said signal is active,

a number of gating means (70) equal to the number of sets of unit(s) which should be able to be disconnected from the chain, each one being responsive to a bypass out command signal to cause the signal to be propagated to be provided to a selected bypass line, when said signal is active.
5. Mechanism according to claim 2 , 3 or 4 characterized in that the second bypass control means comprise:

inhibiting means (60) which are responsive to the bypass in control signals to prevent the signal received by the input means (56) from being trapped or propagated by the unit, when at least one of said bypass in control signals is active,

a number of gating means (74) equal to the number of sets of unit(s) which should be able to be disconnected from the chain, each one of the gating means being responsive to a bypass in control signal to cause the signal from a selected bypass line to be trapped or propagated by the unit, when said signal is active.
EP86430052A 1986-12-16 1986-12-16 Bypass mechanism for daisy chain connected units Expired EP0271626B1 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
DE8686430052T DE3684155D1 (en) 1986-12-16 1986-12-16 BUMPER MECHANISM FOR UNITS SWITCHED IN "DAISY-CHAIN".
EP86430052A EP0271626B1 (en) 1986-12-16 1986-12-16 Bypass mechanism for daisy chain connected units
JP62232749A JPS63164649A (en) 1986-12-16 1987-09-18 By-pass mechanism with improved daisy chain line operation
US07/423,737 US4914625A (en) 1986-12-16 1989-10-16 Bypass mechanism for daisy chain connected units

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP86430052A EP0271626B1 (en) 1986-12-16 1986-12-16 Bypass mechanism for daisy chain connected units

Publications (2)

Publication Number Publication Date
EP0271626A1 true EP0271626A1 (en) 1988-06-22
EP0271626B1 EP0271626B1 (en) 1992-03-04

Family

ID=8196414

Family Applications (1)

Application Number Title Priority Date Filing Date
EP86430052A Expired EP0271626B1 (en) 1986-12-16 1986-12-16 Bypass mechanism for daisy chain connected units

Country Status (4)

Country Link
US (1) US4914625A (en)
EP (1) EP0271626B1 (en)
JP (1) JPS63164649A (en)
DE (1) DE3684155D1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0726683A2 (en) * 1995-02-10 1996-08-14 Siemens Aktiengesellschaft Initialisation method for peripheral devices by means of a central program controlled device of a communication system
WO2005111821A1 (en) * 2004-05-11 2005-11-24 Plein & Baus Gmbh Control circuit for the bus board of a computer system
US10845863B2 (en) 2016-03-29 2020-11-24 Sony Corporation Electronic device, driving method, and slave element to obtain sufficient transmission characteristics with low power consumption

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01320564A (en) * 1988-06-23 1989-12-26 Hitachi Ltd Parallel processor
DE8904936U1 (en) * 1989-04-19 1989-06-01 Force Computers GmbH, 8012 Ottobrunn Computer with a plurality of pluggable modules
DE3919680A1 (en) * 1989-06-16 1990-12-20 Standard Elektrik Lorenz Ag INTERMEDIATE IN A MESSAGE RANGE
FR2649226B1 (en) * 1989-07-03 1995-07-13 Sgs Thomson Microelectronics DATA BREWING CIRCUIT
US5222243A (en) * 1990-02-09 1993-06-22 Hewlett-Packard Company Sorting apparatus having plurality of registers with associated multiplexers and comparators for concurrently sorting and storing incoming data according to magnitude
JPH0827705B2 (en) * 1990-07-25 1996-03-21 インターナショナル・ビジネス・マシーンズ・コーポレイション adapter
JP2754922B2 (en) * 1991-01-11 1998-05-20 三菱電機株式会社 Transmission system and transmission method
US5296936A (en) * 1991-07-22 1994-03-22 International Business Machines Corporation Communication apparatus and method for transferring image data from a source to one or more receivers
US5920266A (en) * 1991-08-07 1999-07-06 Iomega Corporation Automatic termination for computer networks
US5317569A (en) * 1992-01-31 1994-05-31 General Electric Co. Alternate path FDDI standard LAN
JPH05307617A (en) * 1992-04-28 1993-11-19 Mitsubishi Electric Corp Semiconductor device
US5566352A (en) * 1993-01-04 1996-10-15 Cirrus Logic, Inc. Register-read acknowledgment and prioritization for integration with a hardware-based interrupt acknowledgment mechanism
JPH07143170A (en) * 1993-11-19 1995-06-02 Fujitsu Ltd Information delivery system
JP3434556B2 (en) * 1994-01-10 2003-08-11 富士通株式会社 Signal line switching circuit
US5591984A (en) * 1995-06-15 1997-01-07 The Whitaker Corporation Current sensing daisy-chain bypass arrangement
US5812801A (en) * 1996-02-20 1998-09-22 Apple Computer, Inc. Apparatus and method for implementing an alternate bus standard in a computer system not designed for the alternate bus standard
US5978861A (en) 1997-09-30 1999-11-02 Iomega Corporation Device and method for continuously polling for communication bus type and termination
SE521824C2 (en) * 1997-11-18 2003-12-09 Ericsson Telefon Ab L M A method of controlling access to a customer-located network
DE19906867C1 (en) * 1999-02-18 2000-07-06 Weidmueller Interface Serial data communications method involves each slave filtering data frames provided for it from bus forward line and passing them directly to bus return line after processing
US7095386B2 (en) * 2001-06-07 2006-08-22 Nvidia Corporation Graphics system including a plurality of heads
US7254663B2 (en) * 2004-07-22 2007-08-07 International Business Machines Corporation Multi-node architecture with daisy chain communication link configurable to operate in unidirectional and bidirectional modes
US7334070B2 (en) * 2004-10-29 2008-02-19 International Business Machines Corporation Multi-channel memory architecture for daisy chained arrangements of nodes with bridging between memory channels
JP4274140B2 (en) * 2005-03-24 2009-06-03 日本電気株式会社 Memory system with hot swap function and replacement method of faulty memory module
JP4474648B2 (en) * 2005-03-25 2010-06-09 日本電気株式会社 Memory system and hot swap method thereof

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3806885A (en) * 1972-12-29 1974-04-23 Ibm Polling mechanism for transferring control from one data processing system or subsystem to another
GB2088598A (en) * 1980-11-06 1982-06-09 Hewlett Packard Co Method and means for establishing a rotating priority in a daisy chain
US4584677A (en) * 1983-03-22 1986-04-22 Tokyo Shibaura Denki Kabushiki Kaisha Loop back control system in loop data transmission system

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3970993A (en) * 1974-01-02 1976-07-20 Hughes Aircraft Company Cooperative-word linear array parallel processor
JPS5248416A (en) * 1975-07-23 1977-04-18 Johnson Controls Inc Data communication system
US4271511A (en) * 1979-04-25 1981-06-02 Solomon Manber Communications network
JPS5847111B2 (en) * 1979-09-10 1983-10-20 株式会社日立製作所 loop transmission system
GB2074351B (en) * 1980-03-28 1984-01-04 Int Computers Ltd Data processing system
US4380052A (en) * 1980-09-15 1983-04-12 Burroughs Corporation Single transmission bus data network employing a daisy-chained bus data assignment control line which can bypass non-operating stations
JPS58121852A (en) * 1982-01-14 1983-07-20 Yokogawa Hokushin Electric Corp Loop data transmission system
US4567482A (en) * 1982-11-12 1986-01-28 The Babcock & Wilcox Company Bypass control for stations in a communication system
US4596982A (en) * 1983-02-14 1986-06-24 Prime Computer, Inc. Reconfigurable ring communications network
JPS6038950A (en) * 1983-08-11 1985-02-28 Sumitomo Electric Ind Ltd Transmission line control system
US4561088A (en) * 1984-02-13 1985-12-24 Fmc Corporation Communication system bypass architecture
DE3427891A1 (en) * 1984-07-28 1986-01-30 Philips Patentverwaltung Gmbh, 2000 Hamburg ARRANGEMENT FOR TRANSFER OF INFORMATION WITH RECONFIGURATION
US4833605A (en) * 1984-08-16 1989-05-23 Mitsubishi Denki Kabushiki Kaisha Cascaded information processing module having operation unit, parallel port, and serial port for concurrent data transfer and data processing

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3806885A (en) * 1972-12-29 1974-04-23 Ibm Polling mechanism for transferring control from one data processing system or subsystem to another
GB2088598A (en) * 1980-11-06 1982-06-09 Hewlett Packard Co Method and means for establishing a rotating priority in a daisy chain
US4584677A (en) * 1983-03-22 1986-04-22 Tokyo Shibaura Denki Kabushiki Kaisha Loop back control system in loop data transmission system

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0726683A2 (en) * 1995-02-10 1996-08-14 Siemens Aktiengesellschaft Initialisation method for peripheral devices by means of a central program controlled device of a communication system
EP0726683A3 (en) * 1995-02-10 2000-01-19 Siemens Aktiengesellschaft Initialisation method for peripheral devices by means of a central program controlled device of a communication system
WO2005111821A1 (en) * 2004-05-11 2005-11-24 Plein & Baus Gmbh Control circuit for the bus board of a computer system
US10845863B2 (en) 2016-03-29 2020-11-24 Sony Corporation Electronic device, driving method, and slave element to obtain sufficient transmission characteristics with low power consumption

Also Published As

Publication number Publication date
JPS63164649A (en) 1988-07-08
US4914625A (en) 1990-04-03
EP0271626B1 (en) 1992-03-04
DE3684155D1 (en) 1992-04-09

Similar Documents

Publication Publication Date Title
EP0271626B1 (en) Bypass mechanism for daisy chain connected units
US4106092A (en) Interface system providing interfaces to central processing unit and modular processor-controllers for an input-output subsystem
CA1152221A (en) Peripheral unit controller
US3303474A (en) Duplexing system for controlling online and standby conditions of two computers
US4961140A (en) Apparatus and method for extending a parallel synchronous data and message bus
US4041473A (en) Computer input/output control apparatus
US6742066B2 (en) System and method for controlling remote console functionality assist logic
US4159518A (en) Auto-selection priority circuits for plural channel adapters
EP0375909B1 (en) Multiple I/O channel
JPS5826573B2 (en) computer system
US5086384A (en) Master-slave-type control system with stand-by suspending control station
US6862642B1 (en) Expander device and method for resetting bus segments in I/O subsystem segmented with expanders
US6385682B1 (en) System and method for controlling remote console functionality assist logic
EP0183431B1 (en) System control network for multiple processor modules
JP2988443B2 (en) Data transfer method
JP2679775B2 (en) Communication method between CPUs
JP3639321B2 (en) Storage controller
JP3604868B2 (en) System and error handling method
JPS595331A (en) Waiting system in magnetic disk subsystem
JPH05342145A (en) Separate reset method for bus connecting system
JPS6152752A (en) Fault display circuit
SU1067493A1 (en) Device for interfacing several computers
SU951361A2 (en) Device for transmitting data along communication lines
JPS5847055B2 (en) Failure diagnosis method for information processing equipment
JPS6245575B2 (en)

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): DE FR GB

17P Request for examination filed

Effective date: 19881022

17Q First examination report despatched

Effective date: 19900709

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB

REF Corresponds to:

Ref document number: 3684155

Country of ref document: DE

Date of ref document: 19920409

ET Fr: translation filed
PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 19921124

Year of fee payment: 7

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 19921126

Year of fee payment: 7

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 19921214

Year of fee payment: 7

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Effective date: 19931216

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 19931216

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Effective date: 19940831

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Effective date: 19940901

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST